期刊文献+

NSD ADI放射状缺陷成因分析及改善方案研究

Study on the causes of NSD ADI spin line map pattern defect and the improvement scheme
在线阅读 下载PDF
导出
摘要 分析表明,产品A在量产过程中,于N型源漏注入(NSD,N-type Source、Drain)光刻工艺环节持续出现放射状图形异常缺陷,且发生率高达2.2%。此缺陷可能影响后续离子注入工艺,存在导致良率损失甚至产品报废的风险。通过专项实验设计,我们深入研究了晶圆表面预处理O_(2) treatment工艺与该缺陷的形成机理,并成功开发出有效的解决方案。该方案不仅显著降低了产品A量产中的放射状图形缺陷发生率,有效规避了相关的良率损失与报废风险,同时也降低了制造成本。 Analysis indicates that during the mass production of Product A,spin line map pattern defects have been continuously occurring in the N-type Source/Drain(NSD)lithography process,with an occurrence rate reaching 2.2%.This defect has the potential to impact subsequent ion implantation processes,posing a risk of yield loss and even product scrap.Through dedicated experimental design,we conducted an in-depth investigation into the formation mechanism between the wafer surface pretreatment(O_(2) treatment)process and this defect,successfully developing an effective solution.This solution has not only significantly reduced the occurrence rate of radial pattern defects in the mass production of Product A,effectively mitigating the associated risks of yield loss and scrap,but has also lowered manufacturing costs.
作者 熊溪 赵山岭 XIONG Xi;ZHAO Shan-ling(Runpeng Semiconductor(Shenzhen)Co.,Ltd)
出处 《中国集成电路》 2025年第11期58-64,共7页 China lntegrated Circuit
关键词 NSD 光刻 放射状图形缺陷 表面预处理 良率损失 NSD lithography spin line map pattern defect surface pretreatment yield loss
  • 相关文献

参考文献10

二级参考文献50

  • 1冯晓国,方梁,孙连春.金属网栅结构参数设计与制作[J].光学精密工程,2005,13(1):59-64. 被引量:24
  • 2付永启,赵晶丽.离心式涂胶膜厚均匀性的影响因素分析[J].光学精密工程,1996,4(2):94-97. 被引量:8
  • 3Li Yongliang, Xu Qiuxia. TaN wet etch for application in dualmetal-gate integration technology. Journal of Semiconductors, 2009, 30(12): 126001.
  • 4Votta A, Bellandi E, Piagge R, et al. Etch rate profile characterization of high-k materials. Solid State Phenomena, 2008, 134: 63.
  • 5Song S C, Hussain M M, Barnett J, et al. Integrating dual workfunction metal gates in CMOS. Solid State Technol, 2006, 49(8): 47.
  • 6The International Technology Roadmap for Semiconductors,2008.
  • 7Cheng B, Cao M, Rao R, et al. The impact of high-gate dielectrics and metal gate electrodes on sub- 100 nm MOSFET's. IEEE Trans Electron Devices, 1999, 46(7): 1537.
  • 8Yeo Y C. Metal gate technology for nanoscale transistors --material selection and process integration issues. Thin Solid Films, 2004, 462/463:34.
  • 9Yeo Y C, King T J, Hu C M. Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology. J Appl Phys, 2002, 92(12): 7266.
  • 10Zhang Z, Song S C, Huffrnan C, et al. Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process. Electrochem Solid-State Left, 2005, 8(10): 271.

共引文献49

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部