期刊文献+

低噪声负压型低压差线性稳压器的设计

Design of Low Noise Negative Voltage Low Dropout Regulator
原文传递
导出
摘要 介绍了一种采用BCD工艺制作的可工作于高输入电压的低噪声负压型低压差线性稳压器(LDO)。分析了高输入电压和噪声对电路的影响,采用预稳压电路得到供大部分模块工作的内部低压电压域,减小了芯片面积,也保证了电路的可靠性。采用低通滤波器电路,滤波基准电压,降低了输出噪声。该LDO芯片核心部分面积为800μm×1050μm,样品电路测试表明,在漏失电压250 mV下,最大可提供600 mA的负载电流。该LDO在输入电压−6 V,输出电压−5 V,负载电流500 mA时,1 KHz处的噪声约为−110 dBV/√Hz。 A low-noise negative voltage low dropout linear regulator(LDO)based on BCD process was presented.Effect of high input voltage and noise on the circuit was analyzed.Most circuits worked under inner low-voltage region obtained by pre-stabilization circuit,which save the area and ensure the reliability of the circuit.Low pass filter was used to filter reference,which reduce the output noise.The LDO with a core chip area of 800μm×1050μm was taped out.The test results showed that maximum load current of 600 mA was provided by the LDO,under the dropout voltage of 250 mV.The noise was about−110 dBV/√Hz at 1 KHz with load current 500 mA,when the input voltage was−6 V and the output voltage was−5 V.
作者 李飞宇 陈君涛 朱安康 周爵 LI Feiyu;CHEN Juntao;ZHU Ankang;ZHOU Jue(SUNV Electronics Technology Co.,Ltd.,Suzhou,Jiangsu 215000,P.R.China)
出处 《微电子学》 北大核心 2025年第3期424-429,共6页 Microelectronics
关键词 负压 高压 低噪声 预稳压 低压差线性稳压器 negative voltage,high voltage,low noise pre-stabilization low dropout regulator
  • 相关文献

参考文献2

二级参考文献13

  • 1周松明,高明伦,杨盛光,蒋召宇,李丽,何书专.低压差(LDO)线性稳压器结构的改进[J].电子测量技术,2006,29(3):146-147. 被引量:1
  • 2陈东坡,何乐年,严晓浪.一种低静态电流、高稳定性的LDO线性稳压器[J].电子与信息学报,2006,28(8):1526-1529. 被引量:26
  • 3Rincon G A.Active capacitor multiplier in Miller compensated circuits.IEEE J.of Solid-state Circuits,2000,35(1):26-32.
  • 4Thandri B K,Silva-Martinez J.A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no Miller capacitors.IEEE J.of Solid-State Circuits,2003,38(2):237-243.
  • 5Fan Xiaohua,Mishra C.Single Miller capacitor frequency compensation technique for low-power multistage amplifiers.IEEE J.of Solid-State Circuits,2005,40(3):584-592.
  • 6Leung K N,Mok P K T.A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation.IEEE Journal of Solid-State Circuits,2003,38(10):1691-1720.
  • 7Leung K N,Mok P K T,Ki W H.A novel frequency compensation technique for low-voltage low-dropout regulator.IEEE International Symposium on Circuits and Systems,Florida:Orlando,May 1999,Vol.5:102-105.
  • 8Kwok K C,Mok P K T.Pole-zero tracking frequency compensation for low dropout regulator.IEEE International Symposium on Circuits and Systems,Arizona:Scottsdale,May 2002,vol.4:735-738.
  • 9Rincon-Mora G A,Allen P A.A low-voltage,low quiescent current,low drop-out regulator.IEEE J.of Solid-State Circuits,1998,33(1):36-44.
  • 10Chava C K,Silva-Martínez J.A frequency compensation scheme for LDO voltage regulators.IEEE Trans.on Circuits Syst.Ⅰ:regular paper,2004,51 (6):1041-1050.

共引文献32

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部