期刊文献+

DICE加固结构触发器的重离子实验研究 被引量:1

Experimental Study of the Heavy Ion on the DICE Flip-Flop Structure
在线阅读 下载PDF
导出
摘要 基于0.18μm工艺平台,对双互锁存储单元DICE(Double Interlocked Storage Cell)结构的触发器电路进行重粒子试验,验证单粒子效应SEE(Single Event Effect)中的单粒子翻转SEU(Single Event Upset)对体硅CMOS工艺器件及电路的影响。对比分析不同频率、不同驱动能力、不同版图结构和不同电压这4种情况下的辐照数据,结果表明:当合理考虑DICE触发器的工作频率、工作电压、版图面积、结点驱动等因素时,电路的翻转次数可降为13次,翻转阈值达到33 MeV·cm2/mg。 Fabricated by 0. 18 μm COMS process,the heavy ion experiment of the double interlocked storage cell( DICE) flip-flop structure was done to verify the effects of the single event upset( SET) on the bulk CMOS devices and circuits. The statistics were discussed under four different situations; data of different frequency,different driving ability,different layout,and different voltage were compared with each other. Results showed that when considered the frequency,voltage,layout areas and node driven factors reasonable of the DICE structure in practical work,the number of upset could reduce to 13,the energy threshold was 33 MeV·cm2/ mg.
出处 《电子器件》 CAS 北大核心 2013年第5期594-599,共6页 Chinese Journal of Electron Devices
基金 江苏省333工程科研项目(BRA2011115)
关键词 抗辐照电路设计 DICE触发器 重粒子实验 单粒子效应 单粒子翻转 radiation hardened circuit design double interlocked storage cell flip-flop heavy ion experiment single event effect single event upset
  • 相关文献

参考文献15

  • 1赵洪辰,海潮和,韩郑生,钱鹤.一种抗总剂量辐照的NMOSFETs[J].电子器件,2004,27(4):578-580. 被引量:1
  • 2李飞,安海华.0.18μm NMOS的重离子单粒子瞬态脉冲的仿真模拟[J].电子器件,2011,34(5):558-561. 被引量:2
  • 3Maru A,Shindou H, Ebihara T, et al. DICE-Based Flip-Flop with SET Pulse Discriminator on a 90 nm Bulk CMOS Process [ J ]. IEEE Trans on Nucl Sci ,2010,57 (6) :3602-3608.
  • 4张英武,袁国顺.一种抗单粒子全加固D触发器的设计[J].固体电子学研究与进展,2009,29(3):403-406. 被引量:4
  • 5Baze M P, Buchner S P. Attenuation of Single Event Induced Pluses in CMOS Combinational Logic [ J ]. IEEE Trans on Nucl Sci, 1997,44 (6) :2217-2223.
  • 6Ya V ,Stenin I,Cherkasuv G,et ',:d. Memnt.'y-Cell Layout as a Factor in the Single-Event-Upset Susceptibility of Submicron DICE CMOS SRAM [ J ]. Russian Micrnelectnmics, 2011,40 ( 3 ) : 170-175.
  • 7Tsai C H, Wu M H, Chang C F. Quasi-Planar Bulk CMOS Technulogy for Impn~ved SRAM Scalability [ J ]. Solid-StateElectronics,2011,65 (184) :3551-3561.
  • 8沈鸣杰,戴忠东,俞军.一种新型的抗单粒子翻转的D触发器[J].复旦学报(自然科学版),2006,45(4):475-479. 被引量:5
  • 9Sehwank J R, Dodd. Total Ionizing Dose and Single Event Effects Hardness Assurance Qualification Issues for Microelectronics [ J ]. IEEE Trans on Nucl Sci,2008,55(4) :.
  • 10Bhuva B L, Black J D, Massengill L W. RHBD Techniques for Mitigating Effects of Single-Event Hits Using Guard Gates [ J ]. IEEE Trans on N ucl Sci,2005,52 ( 6 ) : 2531-2535.

二级参考文献44

  • 1汤仙明,韩郑生,周小茵,海潮和,赵立新.CMOS/SOI64-kB SRAM抗ESD实验[J].微电子学,2004,34(6):636-639. 被引量:2
  • 2沈鸣杰,戴忠东,俞军.一种新型的抗单粒子翻转的D触发器[J].复旦学报(自然科学版),2006,45(4):475-479. 被引量:5
  • 3赵金薇,沈鸣杰,程君侠.改进型抗单粒子效应D触发器[J].半导体技术,2007,32(1):26-28. 被引量:4
  • 4李海霞,李卫民,谭建平,陆时进.一种低功耗抗辐照加固256kb SRAM的设计[J].微电子学与计算机,2007,24(7):142-145. 被引量:9
  • 5Baze M P, Buchner S P. Attenuation of single event induced pluses in CMOS combinational logic[J]. IEEE Tans on Nuclear Science, 1997, 44(6):2217-2223.
  • 6Mitra S,Seifert N,Zhang M, et al. Robust System Design with Built-in Soft-Error Resilience ,Computer, 2005,38 (2) :43-52.
  • 7Liden P,Dahlgren P, Johansson R,et al. On latching probability of particle induced transients in combinational networks[C]. In Proceedings of IEEE FTCS- 24,1994:340-349.
  • 8Hazucha P. Svensson C: Impact of CMOS technology scaling on the atmospheric neutron soft error rate[J]. IEEE Trans on Nuclear Sc, 2000, 47 (6) : 2586-2594.
  • 9Calin T, Nicolaidis M, Velazeo R. Upset hardened memory design for submicron CMOS technology [J]. Nuclear Science, 1996, 43(6) :2876-2878.
  • 10Monnier T, Roche F M, Cathfibras G. Flip-Flop Hardening for Space Applications, Memory Technology, Design and Testing [M]. Proceedings, International Workshop, 1998 : 104-107.

共引文献18

同被引文献10

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部