期刊文献+

晶体生长炉的PID神经网络温度控制算法 被引量:7

Study on PID Neural Network Temperature Control Algorithm for Crystal Growth Furnace
在线阅读 下载PDF
导出
摘要 本文采用了数字PID与神经网络相融合的晶体生长炉温度测控方法,设计了生长晶体的PID神经网络温度控制器,并用FPGA(Field Programmable Gate Array)实现了PID神经网络的并行结构;神经网络采用符合32位IEEE754的单精度浮点数运算单元。理论分析和仿真结果表明:该PID神经网络温度控制器具有很高的控制精度和响应速度,有利于提高晶体生长炉的控温精度和加热效率。 A PID neural network controller of crystal growth temperature was designed using a digital PID and neural network fusion method of crystal growth furnace temperature measurement and control.A parallel architecture of the PID neural network was implemented using FPGA.The 32-bit IEEE754 single-precision floating-point computing unit is used in the neural network.Theoretical analysis and simulation results show that the neural network PID temperature controller with high control accuracy and response speed,helping to make crystal growth furnace temperature control accuracy and improve heating efficiency.
出处 《人工晶体学报》 EI CAS CSCD 北大核心 2010年第5期1302-1307,共6页 Journal of Synthetic Crystals
基金 国家自然科学基金(No.50875272) 重庆市自然科学基金资助项目(CSTC 2008BB2340)
关键词 现场可编程门阵列 晶体生长炉 神经网络 浮点 FPGA crystal growth furnace neural network floating
  • 相关文献

参考文献2

二级参考文献18

  • 1安涛,高勇,马剑平,李守智,李留臣.单晶炉勾形磁场的优化设计与分析[J].人工晶体学报,2005,34(2):292-296. 被引量:5
  • 2安涛,高勇,李守智,马剑平,张如亮.勾形磁场的优化设计与实现[J].仪器仪表学报,2007,28(5):882-887. 被引量:6
  • 3Ferreira P,Ribeiro P,Antunes A,et al.Artificial neural networks processor:a hardware implementation using a FPGA//Proceedings of the 4th International Conference on Field-Programmable Logic and Applications.Antwerp,2004:1084
  • 4Wang Q,Yi B,Xie Y,et al.The hardware structure design of perceptron with FPGA implementation//Proceedings of IEEE International Conference on Systems,Man and Cybernetics.Washington D.C.,2003:762
  • 5Hikawa H.A new digital pulse-mode neuron with adjustable transfer function.IEEE Trans Neural Networks,2003,14(1):236
  • 6Faiedh H,Gafsi Z,Torki K,et al.Digital hardware implementation of a neural network used for classification//Proceedings of the 16th International Conference on Microelectronics.Tunis,2004:551
  • 7Hammerstrom D.A VLSI architecture for high performance,low-cost,on-chip learning//Proceedings of International Joint Conference on Neural Networks.San Diego,1990:573
  • 8Ramacher U,Raab W,Bruls N.Multiprocessor and memory architecture of the neurocomputers SYNAPE-1//Proceedings of the 3rd International Conference on Microelectronics for Neural Networks.Edinburgh,1993:227
  • 9Murtagh P J,Tsoi A C.A reconfigurable bit-serial VLSI systolic array neuro-chip.J Parallel Distrib Comput,1997,44(1):53
  • 10Morgan N,Beck J,Allman E,et al.The ring array processor:a multiprocessing peripheral for connectionist applications.J Parallel Distrib Comput,1992,14(3):248

共引文献22

同被引文献34

引证文献7

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部