期刊文献+

电子封装中材料的几何尺寸对翘曲的影响 被引量:6

Numerical Simulation for Electronic Package Warpage due to Geometrical Dimension
在线阅读 下载PDF
导出
摘要 电子器件的封装技术是制约集成电路发展的关键环节之一。封装中各材料(基底、粘结层、芯片及封装材料)的几何尺寸、材料性能的差异引起的翘曲问题严重影响芯片的可靠性和焊接性能。本文采用数值分析方法,并考虑玻璃态转化温度(Tg)对材料性能(弹性模量和热膨胀系数)的影响,研究了尺寸变化对芯片翘曲的影响。分析表明基底与芯片厚度比和封装材料与芯片厚度比的变化对翘曲的影响较大,基底与芯片面积比和粘结层与芯片高度比的变化对整体翘曲的影响较小,本文结果为进一步封装设计提供理论依据。 Electronic package plays an important role in integrate circuit. The reliability and the solderability of electronic package are significantly affected by the warpage resulted from the mismatch of material properties, such as Young's modulus, Poisson's ratio and coefficient of thermal expansion and the geometrical structure of each component for electronic package. The effectiveness of Glass Transition Temperature on material properties was considered. The numerical analysis results are applicable to the practical design of reliable electronic package.
出处 《力学季刊》 CSCD 北大核心 2005年第3期506-510,共5页 Chinese Quarterly of Mechanics
基金 香港科技大学资助项目
关键词 电子封装 有限元 几何尺寸 翘曲 electronic package numerical analysis geometrical structure warpage
  • 相关文献

参考文献6

二级参考文献30

共引文献196

同被引文献39

  • 1刘玉军,蒋荃,周杰.金属饰面保温板及行业标准制定[J].中国建材科技,2007,16(6):12-14. 被引量:1
  • 2程耿东,刘书田.单向纤维复合材料导热性预测[J].复合材料学报,1996,13(1):78-85. 被引量:27
  • 3张伟伟,郑百林,张士元,贺鹏飞.电子封装器件翘曲问题的数值分析[J].同济大学学报(自然科学版),2006,34(1):129-133. 被引量:5
  • 4秦昭栋,王华滔,倪玉山.FCC铝纳米压痕的多尺度模拟[J].力学季刊,2007,28(1):46-53. 被引量:6
  • 5任韬,翁妍,徐洁晶,汪辉.铜互连线内电流拥挤效应的影响[J].半导体技术,2007,32(5):378-381. 被引量:1
  • 6Bhattacharya S K,Ume I C,Dang A X H.Warpage measurement of large area multitilted silicon substrates at various processing conditions[J].IEEE Transactions on components and packaging Technology,2000,23(3):497-504.
  • 7Zhang X,Pard S,Judy M W.Accurate assessment of packaging stress effects on MEMS sensors by measurement and sensorpackage interaction simulations[J].Journal of Microelectromechanical Systems,2007,16(3):639-649.
  • 8Tsai M Y,Huang C Y,Chiang C Y,Chen W C,Yang S S.Hygro-thermal warpages of COG package with nonconductive paste adhesive[J].IEEE Transaclions on Components and Packaging Technologies,2007,30(3):517-525.
  • 9Zhang X,Tee T Y,Zhou J J.Novel process warpage modeling of matrix stacked-die BGA[J].IEEE Transactions on Advanced Packaging,2006,29(2):232-239.
  • 10Tee T Y,Baraton x,Lim M,Ng H S,Zhong Z W.Design analysis and optimization of wirebond stacked die BGA packages for improved board level solder joint reliability[A].Proc.of EuroSimE Conference[C].France:IEEE CPMT Society European Commission,2003.207-213.

引证文献6

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部