期刊文献+

基于交替与连续长度码的有效测试数据压缩和解压 被引量:70

Efficient Test Data Compression and Decompression Based on Alternation and Run Length Codes
在线阅读 下载PDF
导出
摘要 提出了新一类的变 -变长度压缩码 ,称之为交替与连续长度码 .该文在测试序列中直接编码连续的“0”和“1”以及交替变化位的长度 ,压缩一个预先计算的测试集 ,无需像其它文章中受限制仅仅编码连续的“0” .这种交替与连续长度码由两部分组成 ,即交替和连续部分 .它的解压体系结构是一个简单的有限状态机并且不需要一个分离的循环扫描移位寄存器 .试验结果显示 ,这种编码能够有效地压缩测试数据 ,并且更优于Golomb和FDR码对输入数据流中的变化压缩 . This paper proposes a new class of variable-to-variable-length compression codes that are called as Alternation and Run Length codes(ARL). Lengths of runs of 0 s and 1 s, as well as alternating bits in test sequences are directly encoded to compress a precomputed test set without limitation only to the run of O s as proposed. ARL code consists of two parts, namely alternation and run parts. Its decompression architecture for on-chip pattern generation is simple and does not require a separate CSR. The experimental results show that ARL codes can efficiently compress test data and are more superiority to variations in an input data steam than Golomb and FDR codes.
出处 《计算机学报》 EI CSCD 北大核心 2004年第4期548-554,共7页 Chinese Journal of Computers
基金 国家自然科学基金 ( 60 44 40 0 1)资助
关键词 测试集编码 变-变长度码 数据压缩 数据解压 内建自测试 Encoding (symbols) Integrated circuit testing VLSI circuits
  • 相关文献

参考文献10

  • 1Abramovici M., Breuer M., Friedman A.. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 2梁华国,聚贝勒.海伦布昂特,汉斯-耶西姆.冯特利希.一种基于折叠计数器重新播种的确定自测试方案[J].计算机研究与发展,2001,38(8):931-938. 被引量:44
  • 3Liang Hua-Guo, Hellebrand S., Wunderlich H.-J.. A mixed-mode BIST scheme based on folding compression. Journal of Computer Science and Technology, 2002, 17(2)
  • 4Liang Hua-Guo. A New Technique for Deterministic Scan-based Built-in Self-test (BIST). Aachen, Germany: Shaker Verlag GmbH, 2003
  • 5Chandra A., Chakrabarty K.. System-on-a-chip test data compression and decompression based on internal scan chains and Golomb coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, 2002, 21:715~722
  • 6Chandra A., Chakrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes. IEEE Transactions on CAD/ICAS, 2001, 20: 355~368
  • 7Chandra A., Chakrabarty K.. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression. In: Proceedings of IEEE VLSI Test Symposium, Marina Del Rey, CA, 2001, 42~47
  • 8Jas A., Ghosh-Dastidar J., Touba N.A.. Scan vector compression/decompression using statistical coding. In: Proceedings of IEEE VLSI Test Symposium (VTS), 1999, 114~120
  • 9Jas A., Touba N.A.. Test vector decompression via cyclical scan chains and its application to testing core-based designs. In: Proceedings of IEEE International Test Conference (ITC), Washington, D.C., 1998, 458~464
  • 10Hamzaoglu I, Patel J. H.. Test set compaction algorithms for combinational circuits. In: Proceedings of International Conference on CAD, San Jose, California, 1998, 283~289

二级参考文献2

  • 1Chen C A,IEEE Trans Computer Aided Design Circuits Systems,1998年,17卷,8期,692页
  • 2Chen C A,Proc IEEE Int Test Conf,1995年,814页

共引文献43

同被引文献497

引证文献70

二级引证文献150

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部