期刊文献+

双层多晶硅FLOTOX EEPROM特性的模拟和验证 被引量:2

Simulation and Verification of Characteristics for Two-PolySilicon FLOTOX EEPROM Cell
在线阅读 下载PDF
导出
摘要 介绍了 EEPROM的电学模型 ,模拟分析了阈值电压变化与写入时间、写入电压、隧道孔面积、浮栅面积的关系 .根据模拟结果 ,采用 0 .6μm CMOS工艺 ,对双层多晶硅 FL OTOX EEPROM进行了流片 ,PCM的测试结果验证了模拟结果在实际工艺中的可行性 . In order to evaluate the process parameters of two-polysilicon FLOTOX EEPROM,the electrical model of EEPROM is introduced.The relation between threshold voltage and writing time,programming voltage,tunnel area and floating area is simulated.Based on the simulating results and 0.6μm CMOS process technique,the two-polysilicon FLOTOX EEPROM is fabricated.Finally,the feasibility of simulating results is verified by PCM testing results.Therefore,the process evaluation of FLOTOX EEPROM will be the ground work for manufacturing high quality memory cell.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2003年第6期637-642,共6页 半导体学报(英文版)
关键词 FLOTOX EEPROM 阈值电压 写入 隧道氧化层 FLOTOX EEPROM threshold voltage writing tunneling oxide
  • 相关文献

参考文献9

  • 1Cricchi J R,Blaha F C,Fitzpatrick M D.The drain-source protected MNOS memory device and memory endurance.IEEE IEDM Tech Dig,1973:126
  • 2Landers G.5-V-only EEPROM mimics static RAM timing.Electronics,1980:127
  • 3Harari E,Schmitz L,Troutman B,et al.A 256bit non-volatile static RAM.IEEE ISSCC Dig Tech,1978:108
  • 4Sucin P I,Cox B P,Rinerson D D,et al.Cell model for EEPROM floating-gate memories.In:IDEM Tech Dig.San Fracisco,1982:737
  • 5Kuo C,Yeargain J R,Downney W J,et al.IEEE J Solid-State Circuits,1982,5c-17:821
  • 6洪志良,韩兴成,李兴仁,付志军,黄震,束克留.电可擦除存储器单元的模型[J].Journal of Semiconductors,1999,20(9):786-791. 被引量:2
  • 7Lenzlinger M,Snow E H.Fowler-Nordeim tunneling in thermally grown SiO2.J Appl Phys,1969,40:278
  • 8Brown W D,Brewer J E.Nonvolatile semiconductor memory technology.The Institute of Electrical and Electronics Engineers,Inc,New York
  • 9Bhattacharyya A.Modelling of write/erase and charge retention characteristics of floating gate EEPROM devices.Solid-State Electron,1984,10:899

二级参考文献1

  • 1Kuo C,IEEE J Solid State Circuits,1982年,5C-17期,821页

共引文献1

同被引文献11

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部