期刊文献+

一种轨到轨输入输出的可变增益放大器

A High-speed and Low-voltage Differential Signaling Driver
原文传递
导出
摘要 基于0.35μm CMOS工艺设计了一种轨到轨输入输出可变增益放大器,采用可变电阻网络实现0~32倍可调增益,基于亚阈值区的恒定跨导互补输入对实现轨到轨共模输入,增益自举共源共栅中间级保证高增益,Class-AB输出级实现轨到轨输出,并且采用斩波降低运算放大器失调噪声、1/f噪声。基于Spectre软件进行了仿真,并进行了版图设计,仿真结果表明,在单位增益下,1 Hz到100 kHz的等效输入噪声为67.7 nV@10 Hz,内部放大器Δg_(m)<3.13%,THD在V_(pp)输入电压下达到-127 dB。 In this study,we designed a rail-to-rail input-output progammable gain amplifier(PGA)based on the 0.35μm CMOS process.It employs a variable resistor network to achieve adjustable gains ranging from 0 to 32.The rail-to-rail common-mode input is achieved by using a constant transconductance complementary input pair in the subthreshold region.We can ensure high gain by implementing a gain-boosted cascode intermediate stage.A Class-AB output stage enables rail-to-rail output,and chopper stabilization is used to reduce the operational amplifier offset and 1/f noise.We performed simulations using Spectre along with the layout design.The simulation results indicate that,at a gain of 1,the equivalent input noise from 1 Hz to 100 kHz is 67.7 nV@10 Hz,internal amplifier g_(m)<3.13%,and THD is−127 dB under the input voltage,V_(pp).
作者 赵之昱 王妍 廖轰 雷生吉 杨曼琳 杨潇雨 ZHAO Zhiyu;WANG Yan;LIAO Hong;LEI Shengji;YANG Manlin;YANG Xiaoyu(National Key Laboratory of Integrated Circuits and Microsystem,Chongqing 400060,P.R.China;The 24th Research Institute of China Electronics Technology Group Corporation,Chongqing 400060,P.R.China)
出处 《微电子学》 北大核心 2025年第2期251-255,共5页 Microelectronics
基金 集成电路与微系统全国重点实验室基金项目(2022-JCJQ-LB-049-5)。
关键词 可变增益放大器 轨到轨 恒定跨导 低噪声 高线性度 programmable gain amplifier rail to rail constant gm low noise high linearity
  • 相关文献

参考文献5

二级参考文献19

  • 1LIU H C,LEE Z M,WU J T.A 15b 40MS/s CMOS pipelined ADC with digital background calibration[J].IEEE JSSC,2005,40(5):1047-1056.
  • 2WALTARI M E,HALONEN K A I.Circuit techniques for lowvoltage and high speed A/D converters[M].Boston:Kluwer Academic Publishers,2002:233-234.
  • 3WILLY S.Analog design essentials[M].Dordrecht:Springer Publishers,2006:163-165.
  • 4MOHAMMAD M A.A new modeling and optimization of gainboosted cascade amplifier for high-speed and low-voltage applications[J].IEEE JSSC,2006,40(3):1047-1056.
  • 5HUANG H Y,WANG B R,LIU J C.High-gain and high bandwidth rail-to-rail operational amplifier with slew rate boost circuit[J].IEEE Int Symp on Circuits And Systems,2006,1(11):907-910.
  • 6WillyMCSansen.模拟集成电路设计精髓[M].陈莹梅,译.北京:清华大学出版社,2008.
  • 7Matthijs O Pardoen, Marc G R Degrauwe. A Rail - to - rail input/output cmos poyer amplifier [ C ]. IEEE Custom Inte- grated Circuits Conference, 1989.
  • 8Fischer J A, Koch R. A highly linear CMOS buffer amplifier [ J ]. IEEE Solid - State Circuits, 1987,22 (3) :330 - 334.
  • 9Steyaert M, Sansen W. A high - dynamic - range CMOS op amp with low - distortion output structure [ J ]. IEEE Solid - State Circuits, 1987,22 (6) : 1204 - 1207.
  • 10Huijsing J H,Linebarger D. Low- voltage operational ampli- fier with rail - to - rail input and output range [J]. IEEE Solid - State Circuits, 1985,20 (6) : 1144 - 1150.

共引文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部