期刊文献+

功率器件封装纳米浆料材料与低温烧结工艺及机理研究进展

Advances in Nanopaste Materials and Low Temperature Sintering Process and Mechanism for Power Device Packaging
在线阅读 下载PDF
导出
摘要 随着电力电子器件材料的发展,第三代宽禁带半导体(如SiC和GaN)因其优越的性能而成为功率器件的理想材料。然而,面对大功率和高温应用的挑战,传统的锡基封装材料已经难以满足需求,为此,研究者们开始关注可以低温烧结、高温服役的纳米烧结浆料。这些微米、纳米级的铜、银等浆料可以在远低于金属熔点的温度下烧结成具备高熔点、高导热、高性能的焊点结构。从烧结材料、烧结工艺、烧结机理3个方面讨论了近年来用于功率器件封装的烧结浆料的研究进展,具体包括纳米银、纳米铜、铜银复合和其他纳米级烧结材料,以及它们适配的热压烧结、无压烧结、薄膜烧结等工艺,为烧结浆料的进一步发展提供参考。 With the development of materials for power electronic devices,third-generation wide-bandgap semiconductors(such as SiC and GaN)have emerged as ideal materials for power devices due to their remarkable performance.However,facing the challenges of high-power and high-temperature applications,traditional tin-based packaging materials have difficulties in meeting the requirements of high-power and high-temperature applications.As a result,researchers have begun to focus on nanosintered pastes that can be sintered at low temperatures and serve at high temperatures.These micro-and nano-scale copper and silver pastes can be sintered at temperatures well below the melting point of the metal to form solder joint structures with a high melting point,high thermal conductivity,and high performance.The research progress of sintered pastes for power device packaging in recent years is discussed from three aspects:sintering materials,sintering process,and sintering mechanism,specifically including nano Ag,nano Cu,Ag-Cu composites,and other nano-sized sintering materials,as well as their corresponding processes such as thermal pressure sintering,pressureless sintering,and thin-film sintering techniques,in order to provide references for the further development of sintering pastes.
作者 王一平 于铭涵 王润泽 佟子睿 冯佳运 田艳红 WANG Yiping;YU Minghan;WANG Runze;TONG Zirui;FENG Jiayun;TIAN Yanhong(State Key Laboratory of Precision Welding&Joining of Materials and Structures,Harbin Institute of Technology,Harbin 150001,China;Zhengzhou Research Institute,Harbin Institute of Technology,Zhengzhou 450000,China)
出处 《电子与封装》 2025年第3期60-77,共18页 Electronics & Packaging
基金 国家自然科学基金(52205352) 国家自然科学基金联合基金-“叶企孙”科学基金(U2241223)。
关键词 纳米浆料 烧结 功率器件 电子封装技术 烧结纳米铜 nano paste sinter power device electronics packaging technology sinter nano Cu
  • 相关文献

参考文献6

二级参考文献53

  • 1于晓辉,郭忠诚.电磁屏蔽导电涂料用片状镀银铜粉的研究[J].涂料工业,2005,35(12):1-5. 被引量:20
  • 2梅冰,乔学亮,王洪水,陈建国,邱小林.微米级铜粉化学镀银及抗氧化性分析[J].材料保护,2006,39(9):28-30. 被引量:12
  • 3SEO Y H, KANG T G, CHO Y-H. Locally heated low temperature wafer level MEMS packaging with closed-loop AuSn solder-lines [C] // ASME 2002 Int Meehan Engineer Congr and Expo. New Orleans, LA, USA. 2002: 17-22.
  • 4CHEN M J, PHAM A-V H, EVERS N A. Design and development of a package using LCP for RF/ microwave MEMS switches [J].IEEE Trans Microwave Theory and Techniques, 2006, 54 (11) : 4009-4015.
  • 5ITOH M, SASAKI J, UDA A. Use of AuSn solder bumps in three-dimensional passive aligned packaging of LD/PD arrays on Si optical benches [C] // Proc 46-h Elec Compon and Technol Conf. 1996: 1-7.
  • 6KIM S A, SEO Y H, CHO Y-H. Fabrication and characterization of a low-temperature hermetic MEMS package bonded by a closed loop AuSn solder-line [C] // IEEE 16th Ann Int Conf MEMS. Kyoto, Japan. 2003: 614-617.
  • 7ZAMA S, BALDWIN D F, HIKAMI T, Flip chip interconnect systems using wire stud bumps and lead free solder[C] // Proc 50'h Elec Compon - Technol Conf. 2000: 1111-1117.
  • 8HO C E, CHEN Y M, KAO C R. Reaction kinetics of solder-balls with pads in BGA packages during reflow soldering [J].J Elec Mater, 1999, 28(11): 1231- 1237.
  • 9JOHN U. KNICKERBOCKER, CHIRAG S. et al. 3- D silicon integration and silicon packaging technology using silicon through-vias[J].IEEE J Sol Sta Circ, 2006, 41(8): 1718-1725.
  • 10TEO J W R, LIA G Y, LING M S. Parametric investigation of laser diode bonding using euteetie AuSn solder [J].Thin Solid Films, 2007, 515: 4340- 4343.

共引文献45

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部