期刊文献+

AuSn合金在电子封装中的应用及研究进展 被引量:22

Application of AuSn Alloy in Electronic Package and Its Research Progress
原文传递
导出
摘要 AuSn合金焊料因其具有优良的抗腐蚀、抗疲劳特性和高强度、高可靠性等优点而在气密性封装、射频和微波封装、发光二极管(LED)、倒装芯片(Flip-chip)、激光二极管(LD)、芯片尺寸封装(CSP)等方面得到广泛的应用。从电子封装无铅化和合金焊料的可靠性等方面,对AuSn合金焊料的物相结构和材料性能进行了讨论,并对AuSn合金焊料在电子封装中的应用及其研究进展进行了总结和展望。 Having advantages of corrosion resistance, anti-fatigue, high strength and high reliability, AuSn alloy solder has found wide application in hermetic packaging, RF and microwave packaging, LED, flip-chip packaging, laser diode (LD) and chip size package (CSP). Phase structure and material properties of AuSn alloy solder were summarized and discussed, in terms of leadless electronic packaging and reliability of alloy solders. Application of AuSn alloy solder to electronic packaging and its research progress were reviewed.
出处 《微电子学》 CAS CSCD 北大核心 2012年第4期539-546,共8页 Microelectronics
关键词 AuSn 合金焊料 电子封装 AuSn Alloy solder Electronic package
  • 相关文献

参考文献34

  • 1SEO Y H, KANG T G, CHO Y-H. Locally heated low temperature wafer level MEMS packaging with closed-loop AuSn solder-lines [C] // ASME 2002 Int Meehan Engineer Congr and Expo. New Orleans, LA, USA. 2002: 17-22.
  • 2CHEN M J, PHAM A-V H, EVERS N A. Design and development of a package using LCP for RF/ microwave MEMS switches [J].IEEE Trans Microwave Theory and Techniques, 2006, 54 (11) : 4009-4015.
  • 3ITOH M, SASAKI J, UDA A. Use of AuSn solder bumps in three-dimensional passive aligned packaging of LD/PD arrays on Si optical benches [C] // Proc 46-h Elec Compon and Technol Conf. 1996: 1-7.
  • 4KIM S A, SEO Y H, CHO Y-H. Fabrication and characterization of a low-temperature hermetic MEMS package bonded by a closed loop AuSn solder-line [C] // IEEE 16th Ann Int Conf MEMS. Kyoto, Japan. 2003: 614-617.
  • 5ZAMA S, BALDWIN D F, HIKAMI T, Flip chip interconnect systems using wire stud bumps and lead free solder[C] // Proc 50'h Elec Compon - Technol Conf. 2000: 1111-1117.
  • 6HO C E, CHEN Y M, KAO C R. Reaction kinetics of solder-balls with pads in BGA packages during reflow soldering [J].J Elec Mater, 1999, 28(11): 1231- 1237.
  • 7JOHN U. KNICKERBOCKER, CHIRAG S. et al. 3- D silicon integration and silicon packaging technology using silicon through-vias[J].IEEE J Sol Sta Circ, 2006, 41(8): 1718-1725.
  • 8TEO J W R, LIA G Y, LING M S. Parametric investigation of laser diode bonding using euteetie AuSn solder [J].Thin Solid Films, 2007, 515: 4340- 4343.
  • 9CIULIK J, NOTIS M R. The AuSn phase diagram [J]. J Alloys and Compounds, 1993, 191(1).- 71-78.
  • 10CIULIK J, NOTIS M R. Phase equilibria and physical properties in the Au-Sn system [C] // Microelec Packag Technol: Mater and Process. Philadelphia, PA, USA. 1989: 57-61.

同被引文献161

引证文献22

二级引证文献84

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部