期刊文献+

一种高速轨到轨输出差分放大器设计 被引量:5

Design of a high speed and rail-to-rail output differential amplifier
在线阅读 下载PDF
导出
摘要 随着电子系统对功耗和电源电压的要求日益严苛,传统差分输出放大器的输出幅度、速度和驱动能力等受到严重限制。针对该问题,提出了一种高速轨到轨输出差分放大器。通过采用“H”桥结构,在有限的功耗下可以实现大带宽和压摆率;采用静态电流精确可控的AB类输出级,实现了接近轨到轨的输出幅度和大输出驱动能力;采用三级放大结构实现100 dB以上的高增益;嵌套式密勒(Nested Miller)频率补偿保证了系统的稳定性,共模反馈电路则设置了合适的静态工作点保证电路可以正常工作。测试结果表明,提出的高速轨到轨输出差分放大器实现了0.5 mV量级的输入失调电压,0.2~4.8 V的输出幅度,400 MHz的-3 dB带宽和1300 V/μs的压摆率。 Output swing,speed and driving capability of conventional differential output amplifiers were limited by increasing demand of power supply and voltage.To address this problem,a high-speed and rail-to-rail output differential operational amplifier was proposed.Wide bandwidth and high slew rate were achieved by“H”bridge structure.Nearly rail-to-rail output swing and high driving capability were accomplished with class AB output stage and accurately controlled quiescent current.High gain and stability were achieved with three-stage amplifier and nested miller frequency compensation.Appropriate quiescent points were set to make it operate normally by additional common-mode feedback circuits.Test results show that input offset voltage of 0.5 mV,output swing of 0.2-4.8 V,-3 dB bandwidth of 400 MHz and slew rate of 1300 V/μs can be achieved with the proposed high-speed and rail-to-rail output differential amplifier.
作者 范国亮 黄治华 何峥嵘 徐佳丽 FAN Guoliang;HUANG Zhihua;HE Zhengrong;XU Jiali(The 24th Research Institute of China Electronics Technology Group Corporation,Chongqing400060,China)
出处 《电子元件与材料》 CAS CSCD 北大核心 2022年第10期1066-1071,共6页 Electronic Components And Materials
基金 国防基础科研计划(JCKY201924C005)。
关键词 放大器 差分 轨到轨 输出幅度 速度 amplifier differential rail-to-rail output swing speed
  • 相关文献

参考文献1

二级参考文献9

  • 1尹韬,朱樟明,杨银堂,郭磊.衬底驱动MOSFET特性分析及超低压运算放大器设计[J].Journal of Semiconductors,2005,26(1):158-162. 被引量:14
  • 2Shouli Yan, Edgar Sanchez-Sinencio. Low Voltage Analog Circuit Design Techniques:A Tutorial [J]. IEICE Trans. Analog Integrated Circuits and Systems, 2000, E00-A(2): 1-17.
  • 3Jaime Ramirez-Angulo, Carlos A. Urquidi. A New Family of Very Low-Voltage Analog Circuits Based on Quasi-Floating-Gate Transistors[J]. IEEE Trans. on Circuits and Systems-II: Analog and Digital Processing, 2003, 50(5): 214-219.
  • 4Paul Hasler, Bradley A. Minch and Chris Diorio. An Autozeroing Floating-Gate Amplifier [J]. IEEE Trans. on Circuits and Systems-If: Analog and Digital Processing, 2001, 48(1): 74-81.
  • 5John Hyde, Todd Humes, Chris Diorio. A 300-MS/s 14-bit Digital-to-Analog Converter in Logic CMOS [J]. IEEE Journal of Solid-State Circuits, 2003, 38(5): 734-739.
  • 6S S Rajput, S S Jamuar. Low Voltage Analog Circuit Design Techniques [J]. IEEE Circuits and Systems Magazine, 2002, 2(1): 24-42.
  • 7Stocksatd T, Yoshizawa H. A 0.9V 0.5-gA Rail-to-Rail CMOS Operational Amplifier [J]. IEEE Journal of Solid-State Circuits, 2002, 37(3): 286-292.
  • 8Chatterjee S, Tsividis Y. A 0.5-V Bulk-input Fully Differential Operational Transconductance Aplifier [A]. ESSCIRC 2004 [C]. 2004-09. 147-150.
  • 9Haga Y, Zare-Hoseini H. Design of a 0.8V Fully Differential CMOS OTA Using the Bulk-driven Technique [A]. IEEE Int. Sym. Circuits and Systems 2005 [C]. 2005-05. 220-223.

共引文献2

同被引文献30

引证文献5

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部