期刊文献+

软硬件协同循环优化方法的设计与实现 被引量:1

The Design and Implementation for a Software-Hardware Cooperative Loop Optimization Mechanism
在线阅读 下载PDF
导出
摘要 为了提升处理器执行循环的性能,降低循环开销,提出一种适用于多发射数字信号处理器(DSP)的软硬件协同循环优化方法.在对循环体量化分析的基础上,利用编译器进行循环标志指令的插入和循环开销指令的删除,并由新增的硬件专用循环单元根据循环标志指令携带的信息实现循环计数器的增减和取指地址的计算等功能,达到零开销循环的目的.在多发射DSP SuperV_EF01上的实验结果表明,应用文中方法后,指令周期数和汇编代码大小平均降低了20.94%和4.06%. In order to increase loop performance and reduce loop overhead, a software-hardware cooperative loop optimization mechanism suitable for multi-issue digital signal processor (DSP) is proposed in this paper. In this mechanism, based on the quantitative analysis of the loop body, the compiler inserts marking instruction in front of the effective loop body and deletes loop overhead instructions. A loop-overhead-reducing hardware unit is added to manage the loop counter and calculate the address of the instruction to be fetched according to the parameters from loop marking instruction. By employing this mechanism, loop overhead is avoided. The experimental results on the multi-issue DSP SuperV_EF01 show that, this mechanism can decrease the instruction cycles and assembly code size by 20.94% and 4.06% separately.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2013年第10期1574-1581,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家“九七三”重点基础研究发展计划项目(2009CB 320202)
关键词 循环优化 零开销循环 软硬件协同 loop optimize~ zero-overhead loop~ software-hardware cooperative
  • 相关文献

参考文献2

二级参考文献19

  • 1胡定磊,陈书明.低功耗编译技术综述[J].电子学报,2005,33(4):676-682. 被引量:11
  • 2胡定磊,陈书明,刘春林.分簇结构超长指令字DSP编译器的设计与实现[J].小型微型计算机系统,2006,27(2):348-353. 被引量:7
  • 3黄海林,范东睿,许彤,朱鹏飞,郑保建,曹非,陈亮.嵌入式处理器在片调试功能的设计与实现[J].计算机辅助设计与图形学学报,2006,18(7):1005-1010. 被引量:9
  • 4金辉,华斯亮,张铁军,侯朝焕.基于JTAG标准的处理器片上调试的分析和实现[J].微电子学与计算机,2007,24(6):116-119. 被引量:12
  • 5Dspstone Benchmark Suite[EB/OL].http://www.ert.rwth-aachen.de/projekte/tools/dspstone/dspstone.html,2005-10.
  • 6Senn E,Laurent J,Julien N,et al.SoftExplorer:Estimation of the Power and Energy Consumption for DSP Applications[A].Conférence IEEE EDERS 04 Birmingham Royaume Uni Novembre[C].2004.
  • 7Villarreal J,Lysecky R,Cotterell S,et al.A Study on the Loop Behavior of Embedded Programs[R].Technical Report UCR-CSE-01-03,University of California,2002.
  • 8Kin J,Gupta M,Mangione-Smith W H.The Filter Cache:An Energy Efficient Memory Structure[A].Proc of the 30th Annual ACM/IEEE Int'l Symp on Microarchitecture[C].1997.184-193.
  • 9Lee L H,Moyer B,Arends J.Instruction Fetch Energy Reduction Using Loop Caches for Embedded Applications with Small Tight Loops[A].Proc of the 1999 Int'l Symp on Low Power Electronics and Design[C].1999.267-269.
  • 10Gordon-Ross A,Cotterell S,Vahid F.Exploiting Fixed Programs in Embedded Systems:A Loop Cache Example[J].IEEE Computer Architecture Letters,2002,1(1).

共引文献7

同被引文献8

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部