期刊文献+

TVS静电抑制器等效电路参数估算及应用 被引量:25

Equivalent Circuit Parameter Estimation and Application of TVS Electrostatic Discharge Suppressor
原文传递
导出
摘要 提出一种静电脉冲防护中TVS器件(瞬态电压抑制器)的等效电路模型参数估算方法。基于半导体器件物理机理,考虑器件内建电势、击穿电压、结电容、及半导体的体电阻和封装的杂散电容电感等参数,建立TVS器件等效电路模型。搭建基于50高速测量系统的静电波形测试平台,通过电路仿真计算和相关试验的比较证实TVS等效电路模型在静电脉冲防护中的有效性,仿真和试验结果表明,串联电阻和封装杂散电感对静电脉冲的首个尖脉冲幅值具有显著的抑制作用。最后,应用建立的等效电路模型,对特高压变电站保护与控制设备模拟量端口的TVS器件脉冲抑制性能进行预测。 A parameter estimation method of TVS (Transient Voltage Suppressor) diode' equivalent circuit model was proposed for electrostatic discharge (ESD) protection. Based on the physical mechanism of semiconductor device, the TVS model was built by considering the junction potential, breakdown voltage, junction capacitor of PN junction, body resistor, parasitic inductance and capacitance of packaging. The test platform of 50% high speed system was built for ESD waveform measurement. The TVS model is validated by comparing the results of circuit simulation and experimental measurement for ESD protection. Furthernore, simulation and measurement show that the serial resistor, packaging inductance are the main factors to decreasing the magnitude of first spike. At last, the suppression effectiveness of ESD pulse was predicted with the proposed TVS model at the analog port of protection and control equipment in UHV substation.
出处 《中国电机工程学报》 EI CSCD 北大核心 2013年第16期204-211,29,共8页 Proceedings of the CSEE
基金 基金项目:国家重点基础研究发展计划项目(973项目)(2011CB209405) 中央高校基本科研业务费专项资金资助(12MS125)~~
关键词 静电放电 TVS模型 高速测量系统 保护和控制设备 交流端口 electrostatic discharge (ESD) TVS model high speed measurement system protection and control equipment AC port
  • 相关文献

参考文献22

  • 1National Standardization Administration Committee of China . GB/T 17626.2-2006 Electromagnetic compatibility .. Testing and measurement techniques-Electrostatic discharge immunity test[S]. Beijing: Standard Press of China, 2006.
  • 2IEC 61000-4-5, Electromagnetic compatibility(EMC)-Part 4-2: Testing and measurement techniques-Electrostatic discharge immunity test[S]. 2008.
  • 3Wang K, Pommerenke D, Chundru R, et al. Numerical modeling of electrostatic discharge generator[J]. IEEE Transactions on Electromagnetic Compatibility, 2003,45(2): 258-271.
  • 4Cwntola F, Pommerenke D, Wang K, et al. ESD excitation model for susceptibility study[C]//IEEE International Symposium on Electromagnetic Compatibility. Istanbuh IEEE, 2003: 58-63.
  • 5Cai Qing, Koo J, Nandy A, et al. Advanced full wave ESD generator model for system level coupling simulation[C]//IEEE International Symposium on Electromagnetic Compatibility. Detroit: IEEE, 2008: 1-6.
  • 6Caniggia S, Maradei F. Circuit and numerical modeling of electrostatic discharge generators[J]. IEEE Transaction on Industry Application, 2006, 42(6): 1350-1357.
  • 7Amoruso V, Helali M, Lattarulo F. An improved model of man for ESD applications[J]. Jounal of Electrostatics, 2000(49): 225.
  • 8Wong S, Hu C, Chan S. SPICE macro model for the simulation of zener diode current-voltage characteristics[J]. IEEE Circuits and Devices Magazine, 1991, 7(4): 9-12.
  • 9Bley M, Filho M, Raizer A. Modeling transient discharge suppressors[J]. IEEEPotentials, 2004, 23(3): 43-45.
  • 10Lou Lifang, Duvvury C, Jahanzeb A, et al. SPICE simulation methodology for system level ESD design[C]//IEEE Electrical Overstress/Electrostatic Discharge Symposium. Nevada: IEEE, 2010: 1-10.

二级参考文献102

共引文献246

同被引文献183

引证文献25

二级引证文献93

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部