期刊文献+

基于线性调频信号的数模转换器时钟抖动误差分析 被引量:1

Analysis of clock jitter error in digital-to-analog converter based on Linear Frequency Modulated Signal
在线阅读 下载PDF
导出
摘要 数模转换器的时钟抖动引起输出信号的误差,该误差会影响后继的信号处理。本文分析了数模转换器中输入为线性调频信号时,由时钟抖动引起的误差。首先给出了该误差平均功率表达式,然后根据该表达式推导出输出信噪比的近似计算公式,最后对影响信噪比的各种因素进行讨论,其中信号的带宽及时钟抖动参数的增大均会降低输出信噪比,而调频斜率的变化对输出信噪比影响较小,采样频率的增大可以在一定程度上提高信噪比。仿真结果验证了信噪比计算公式的正确性,并给出了信噪比随各种因素变化的趋势。 The error of output signal is caused by clock jitter in the digital-to-analog converter,which can affect the succeeding signal processing. This paper analyzes error caused by clock jitter, when a linear frequency modulated signal inputs to digital-to-analog converter. Firstly an expression for the average error power is given, then according to the expression, approximate calculated formula for output signal-to-noise ratio is derived,lastly various factors effecting signal-to-noise ratio are discussed. The signal-to-noise ratio in output signals is reduced with the increase of signal bandwidth and the parameter of clock jitter, and the change of slope makes little effect for it, sampling frequency can improve it in a certain extent. The calculated formula for signal-to-noise ratio is verified by simulation results, and the change tendency of signal-to-noise ratio following various factors is given.
出处 《信号处理》 CSCD 北大核心 2009年第11期1781-1784,共4页 Journal of Signal Processing
关键词 数模转换器 时钟抖动 线性调频信号 信噪比 Digital-to-analog converter Timing jitter Linear frequency modulated signal Signal-to-noise ratio
  • 相关文献

参考文献7

  • 1Y. -C. Jenq. Digital Spectra of Nonuniformly Samples Signals:Fundamentals and High-speed Waveform digitizers [ J]. IEEE Trans. Instrumentation and measurement, 1988,37 (2) :245-251.
  • 2M. Lohning,G. Fettweis. The Effects of Aperture Jitter and Clock Jitter in Wideband ADCs [ J ]. Computer Standar& Interfaces,2007,29 : 11 - 18.
  • 3Y. -C Jenq. Digital-to-Analog(D/A) Converters with Nonuniformly Sampled Signals [ J ]. IEEE Trans. Instrumentation and measurement, 1996,45( 1 ) :56-59.
  • 4Y.-C Jenq. Direct Digital Synthesizer with Jittered Clock [ J]. IEEE Trans. Instrumentation and measurement, 1997, 46 ( 3 ) : 653- 655.
  • 5L. Angrisani, M. D' Apuzzo, M. D' Arco. Modeling Timing Jitter Effects in Digital-to-Analog Converters [ C ]. IEEE proc. of Intelligent Signal,2005,254-259.
  • 6N. Kurosawa, H. Kobayashi, H. Kogure, et al.. Sampling Clock Jitter Effects in Digital-to-Analog Converters [ J ]. Measurement,2002,31 : 187-199.
  • 7A V. Oppenheim, A S. Willsky, S. Hamid Nawab. Signals and Systems [ M ]. Second Edition, Bei jing: Publishing House of Electronics Industry,2002:573.

同被引文献11

  • 1Masum H, Chan C A. CMOS oscillators for clock distribution and injection locked deskew [J]. IEEE Journal of Solid-State Circuits, 2009, 44(8) : 2138 - 2153.
  • 2Masakazu Shoji. Elimination of process-dependent clock skew in CMOS VLSI [J]. IEEE Journal of Solid-State Circuits, 1986, 21(5): 875-880.
  • 3Meyer F J, Pradnan D K. Consensus with dual failure mode [J]. IEEE Transactions on Parallel and Distributed Systems, 1991, 2(2) : 214 - 222.
  • 4Xi J G, Dai W W. Jitter-tolerant clock routing in two-phase synchronous systems [C]// Proceedings of the 1996 IEEE/ACM International Conference on Computer Aided Design. Los Alamitos, CA: IEEE Press, 1996.. 316-320.
  • 5Millman S D, Acken J M. Special applications of the voting model for bridging faults [J]. IEEE Journal of Solid-State Circuits, 1994, 29(3) : 263 - 270.
  • 6Fitzsimons J, Twamley J. Quantum fault tolerance in systems with restricted control [J]. Electronic Notes in Theoretical Computer Science, 2009, 258(2): 35-49.
  • 7Lisnianski A, Ding Y. Redundancy analysis for repairable multi-state system by using combine stochastic processes methods and universal generating function technique[J]. Reliability Engineering and System Safety, 2009, 94(11): 1788- 1795.
  • 8Midya S, Thottappillil R. An overview of electromagnetic compatibility challenges in European rail traffic management system [J]. Transportation Research Part C: Emerging Technologies, 2008, 16(5) : 515 - 534.
  • 9Takeuchi Kan, Yoshikawa Atsushi, Komoda Michio, et al. Clock skew test module for expiorirtg reliable coock-distrihutiort under process and global voltage-temperature variations[J]. IEEK Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16(11) : 1559 - 1566.
  • 10付华,王大勇.系统安全性分析及预测[J].辽宁工程技术大学学报(自然科学版),2008,27(A01):169-171. 被引量:1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部