期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

三模-单模体系安全时钟系统设计

Design of a safety clock system based on triple-single modular redundancy
原文传递
导出
摘要 为解决铁路信号系统现有安全时钟体系可用度较低的问题,提出了一种三模-单模体系的安全时钟系统,分析了该系统与传统安全时钟体系的可用度问题,理论推导证明了在长期工作条件下该方法与现有设计方法相比,可大幅度提高系统可用度。在此基础上,根据铁路信号系统设计中的特殊要求,提出了其中关键模块——比较模块的设计方法,该方法利用Gray码计数器对时钟频率进行三模冗余,并将频率进行两两比较,其结果送入多数表决器进行时钟有效性判别,为系统提供频率稳定的安全时钟。仿真试验结果表明该设计方法能有效防止时钟频率漂移产生的危险输出。 A method for safety clock module design was developed based on a triple-single modular redundancy（TSMR） system to improve the availability of clock modules in railway systems.The method proved to be able to notably improve the availability compared with traditional methods during long working periods in theory,with a clock module designed to adapt to the requests in railway systems based on this theory.The module uses Gray coding counters to make triple redundancy of the clock frequency and send the compared results into voters to determine the clock validity.Simulations show that the method can prevent error outputs resulting from frequency excursion.
作者 金德鹏 刘毅东 车惠军
机构地区 清华大学电子工程系 北京全路通信信号研究设计院
出处 《清华大学学报（自然科学版）》 EI CAS CSCD 北大核心 2010年第10期1718-1722,共5页 Journal of Tsinghua University(Science and Technology)
基金 国家"八六三"高技术项目(2008AA01Z107)
关键词 三模-单模 表决器 安全时钟 可用度 频率漂移 triple-single modular redundancy（TSMR） voter safety clock availability frequency excursion
分类号 TP202.1 [自动化与计算机技术—检测技术与自动化装置]
  • 相关文献

参考文献12

  • 1Masum H, Chan C A. CMOS oscillators for clock distribution and injection locked deskew [J]. IEEE Journal of Solid-State Circuits, 2009, 44(8) : 2138 - 2153.
  • 2易翔,姚若河.一种基于频率-电压变换器的高精度时钟振荡器[J].微电子学,2009,39(3):344-347. 被引量：4
  • 3Masakazu Shoji. Elimination of process-dependent clock skew in CMOS VLSI [J]. IEEE Journal of Solid-State Circuits, 1986, 21(5): 875-880.
  • 4Meyer F J, Pradnan D K. Consensus with dual failure mode [J]. IEEE Transactions on Parallel and Distributed Systems, 1991, 2(2) : 214 - 222.
  • 5Xi J G, Dai W W. Jitter-tolerant clock routing in two-phase synchronous systems [C]// Proceedings of the 1996 IEEE/ACM International Conference on Computer Aided Design. Los Alamitos, CA: IEEE Press, 1996.. 316-320.
  • 6Millman S D, Acken J M. Special applications of the voting model for bridging faults [J]. IEEE Journal of Solid-State Circuits, 1994, 29(3) : 263 - 270.
  • 7付华,王大勇.系统安全性分析及预测[J].辽宁工程技术大学学报（自然科学版）,2008,27(A01):169-171. 被引量：1
  • 8Fitzsimons J, Twamley J. Quantum fault tolerance in systems with restricted control [J]. Electronic Notes in Theoretical Computer Science, 2009, 258(2): 35-49.
  • 9Lisnianski A, Ding Y. Redundancy analysis for repairable multi-state system by using combine stochastic processes methods and universal generating function technique[J]. Reliability Engineering and System Safety, 2009, 94(11): 1788- 1795.
  • 10Midya S, Thottappillil R. An overview of electromagnetic compatibility challenges in European rail traffic management system [J]. Transportation Research Part C: Emerging Technologies, 2008, 16(5) : 515 - 534.

二级参考文献19

  • 1SHYU Y-S, WU J-C. A process and temperature compensated ring oscillator [C] // Proe Asia Pacific Conf ASICs. Seoul, South Korea. 1999: 283-286.
  • 2CHEN H, LEE E, GEIGER R. A 2 GHz VCO with process and temperature compensation [C] // Proc IEEE Int Symp Cite Syst. Orlando, FL, USA. 1999: 569-572.
  • 3DJEMOUAI A, SAWAN M A, SLAMANI M. New frequency-locked loop based on CMOS frequency-tovoltage converter., design and implementation [J]. IEEE Trans Circ Syst Ⅱ: Analog and Digit Signal Process, 2001, 48(5): 441-449.
  • 4BUI H T, SAVARIA Y. Design of a high-speed differential frequency-to-voltage converter and its application in a 5-GHz frequency-locked loop [J]. IEEE Trans Circ Syst Ⅰ, 2008, 55(3): 766-774.
  • 5MANSURI M, YANG C K. A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation [J]. IEEE J Sol Sta Cite, 2003, 38 (11) : 1804-1812.
  • 6PIERRET R F. Semiconductor device fundamentals [M]. Reading, MA: Addison-Wesley, 1996.
  • 7ALLEN P E, HOLBERG D. CMOS analog circuit design [M]. New York: Oxford Univ, 2002.
  • 8Y. -C. Jenq. Digital Spectra of Nonuniformly Samples Signals:Fundamentals and High-speed Waveform digitizers [ J]. IEEE Trans. Instrumentation and measurement, 1988,37 (2) :245-251.
  • 9M. Lohning,G. Fettweis. The Effects of Aperture Jitter and Clock Jitter in Wideband ADCs [ J ]. Computer Standar& Interfaces,2007,29 : 11 - 18.
  • 10Y. -C Jenq. Digital-to-Analog(D/A) Converters with Nonuniformly Sampled Signals [ J ]. IEEE Trans. Instrumentation and measurement, 1996,45( 1 ) :56-59.

共引文献3

清华大学学报（自然科学版）
2010年 第10期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部