期刊文献+

倒装芯片封装结构中SnAgCu焊点热疲劳寿命预测方法研究 被引量:11

THERMO-FATIGUE LIFE PREDICTION METHODOLOGIES FOR SnAgCu SOLDER JOINTS IN FLIP-CHIP ASSEMBLIES
在线阅读 下载PDF
导出
摘要 由于焊点区非协调变形导致的热疲劳失效是倒装芯片封装(包括无铅封装)结构的主要失效形式。到目前为止,仍无公认的焊点寿命和可靠性的评价方法。文中分别采用双指数和双曲正弦本构模型描述SnAgCu焊点的变形行为,通过有限元方法计算焊点累积蠕变应变和累积蠕变应变能密度,进而据此预测倒装芯片封装焊点的热疲劳寿命。通过实验验证,评价上述预测方法的可行性。结果表明,倒装芯片的寿命可由芯片角焊点的寿命表征;根据累积蠕变应变能密度预测的焊点热疲劳寿命比根据累积蠕变应变预测的焊点热疲劳寿命更接近实测数据;根据累积蠕变应变预测的热疲劳寿命比根据累积蠕变应变能密度预测的热疲劳寿命长;采用双指数本构模型时,预测的焊点热疲劳寿命也较长。 Thermal fatigue failure, due to the fi'acture of solder joints which was caused by the mismatch deformation, is frequently encountered in flip chip (FC) assemblies. Unfortunately, there is no widely accepted method to evaluate the reliability of solder joints, especially for lead-free solder joints, in such assemblies up to now. The constitutive models of double power law and the hyperbolic sine law were implemented to simulate the deformation of SnAgCu solder joints in flip chip assemblies. The accumulated creep strain and accumulated creep strain energy density of the solder joints were calculated, via finite element method, and were use to predict the thermal fatigue life of flip chip assemblies. The applicability of the above life prediction methods was evaluated through cross check of the present results with that of the literatures. It was found that the life of the FC assemblies could be estimated by the prediction of the life of the cornet solder joints. The thermal fatigue life, estimated according to accumulated creep strain energy density is closer to the test data than that of the life estimated according to accumulated creep strain. The life predicated according to acctunulated creep strain shown a slightly high value than that predicated according to accumulated creep strain energy density. The double power law eonstitutive equation results in a higher oredicted life.
出处 《机械强度》 EI CAS CSCD 北大核心 2006年第6期893-898,共6页 Journal of Mechanical Strength
基金 国家自然科学基金(50475043) 北京市自然科学基金(2052006) 教育部博士点基金(20040005012)的资助。~~
关键词 热疲劳 寿命预测 倒装芯片焊点 无铅化 Themo-fatigue Life prediction Flip chip Solder joint Lead free
  • 相关文献

参考文献34

  • 1IPC-Association Connecting Electronics Iodustries. Performnce and reliability test methods for flip chip, chip scale, BGA and other surthce mount array package appllcations. USA: Puhlished by IPC, J-STD-029,Feb., 2000.
  • 2Knecht S, Fox L R. Constitutive relation and creep-fatigue life model for eutectic tin-lead solder. IEEE Trans. Compon., Itybrids,Maauf,Technol., 1990,13(2) :424-433.
  • 3Syed A. Solder joint life prediction model and application to ball grid array design optimization, proc. Expcrimental/Numcrical Mechanics in Electronic Packaging, Nashville, TN, USA, SEM, 1996, 1: 1.36 - 144.
  • 4Akay H, Zhang It, Paydar N. Experimental correlations of an energy-based fatigne life prediction method fur solder joints. Advance in Electronie Packaging. Proc, of the Pacific Rim/ASME International Intersociety Electronic and Photonic Packaging Conference, InterPack'97, Now York, LISA, 1997, 2:1 567 -1 574.
  • 5Darveaux R. Solder joint fatigue life model, in design and reliability of solders and solder interconncetions. Orlando, Florida, USA:The Minerals, Metals and Materials Soeiety (TMS), 1997.213- 218.
  • 6Lau John H, Pao Yi-Hsin. Solder joints reliability of BGA, CSP, Ilip chip, and fine pitch SMT assemblies. New York, USA: McGraw-Hill, 1997.
  • 7Pang John H L, Chong D Y, Low T H, Thermal cycling analysis of flip-chip solder joint reliability, IEEE Transactions on Components and Packaging Tc echnologies, 2001, 24(4): 705 - 712.
  • 8Vianco P T, Bnrchett S. N, Solder joint rcllability predictions for leadless chip resistors, chip capacitors, anti fcrrite chip induetors nsing the SRS^TM software, Sandia Report, SAND2001-1665, Sandia National Laboratories. California, USA, August 2001.
  • 9Shi X Q, Yang Q J, Wang Z P, el al, New creep constitutive relationship and m,xtlfled energyq:,ased life prediction model fin" enteetic sohler alloys. Singapore: Singapore Institute of Manufacturing Technology, SIMTech Technical Report (PT/OI/021/JT), 2003.
  • 10Lee W W, Nguyen L T, Selvaduray G S. Sahler joint fatigue models: review and applicability to chip scale packages. Microeleetronics Reliability, 2000, 44:231 - 244.

二级参考文献67

  • 1Gilleo K, Blumel D. The ultimate flip chip-integrated flux/underfill. Proceedings-Nepcon West 99, Anaheim, USA, 1999,3:1477~1488.
  • 2Lau J H. Ball grid array technologies.New York:McGraw-Hill, 1995.
  • 3Darrel Frear. Presentation on "Pb-free solder-history, trends, challenges, solutions and implementation". Motorola, Inc., Tempe, AZ.Feb 26,2002.
  • 4Richards B P. Lead-free legislation. NPL, UK: National Physical Laboratory,2002.
  • 5Richards B P, Levoguer C L. Lead-free soldering: an analysis of the current status of lead-free soldering. NPL, UK: National Physical Laboratory, 1999.
  • 6Bastecki C. An overview of lead-free alloy selection trends by worldwide region. Proceedings of IPCWorks Summit on Lead-Free Electronics Assemblies, Minneapolis, USA, October,1999.
  • 7Lau John H. Electronics manufacturing: with lead-free, halogen-free, and conductive-adhesive materials. New York, USA: McGraw-Hill,2003.
  • 8Morris J W Jr, Song H G , Hua F. Creep properties of lead-free solder joints. Minerals,Metal & Material Society,Jom,June 1, 2002,54(6):30~32.
  • 9Performance and reliability test methods for flip chip, chip scale, BGA and other surface mount array package applications. USA: Published by IPC, J-STD-029,Feb.,2000.
  • 10Dutta I, Gopinath A, Marshall C. Underfill constraint effects during thermo-mechanical cycling of flip chip solder joints.J.Electronic Mater.,2002,31.

共引文献72

同被引文献207

引证文献11

二级引证文献56

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部