期刊文献+

一种1.5V 8位100 MS/s电流舵D/A转换器 被引量:1

A 1.5 V,8 bit 100 MS/s Current-steering D/A Converter
在线阅读 下载PDF
导出
摘要 基于新型的低压与温度成正比(PTAT)基准源和PMOS衬底驱动低压运算放大器技术,采用分段温度计译码结构设计了一种1.5V8位100MS/s电流舵D/A转换器,工艺为TSMC0.25μm2P5MCMOS。当采样频率为100MHz,输出频率为20MHz时,SFDR为69.5dB,D/A转换器的微分非线性误差(DNL)和积分非线性误差(INL)的典型值分别为0.32LSB和0.52LSB。整个D/A转换器的版图面积为0.75mm×0.85mm,非常适合SOC的嵌入式应用。 Based on the low voltage PTAT reference and PMOS bulk-driven low voltage operational amplifier, a 1.5 V 8-bit 100 MS/s segmented CMOS current-steering D/A converter in a 0. 25 μm, TSMC 2P5M CMOS process is implemented. Spurious-free dynamic range(SFDR) is 69.5 dB at the 100 MS/s clock rate and the 20 MHz output frequency. The DNL of 8-bit DAC is 0.32 LSB, and INL is 0.52 LSB. The active layout area of D/A converter is about 0.75 mm×0. 85 mm. The D/A converter is very suitable for SOC embedded application.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2006年第3期394-398,共5页 Research & Progress of SSE
基金 国家自然科学基金(60476046) 国家部委基金(51408010304DZ0140)资助
关键词 数/模转换器 低压 高速 电流源 互补金属氧化物半导体 D/A converter low voltage high speed current source CMOS
  • 相关文献

参考文献6

二级参考文献19

  • 1Tesch B J, Pratt P M, et al. 14-b 125 MSPS Digital-to-Analog Converter and Bandgap Voltage Reference in 0.5um CMOS [A]. Proc. Of the IEEE 1999 ISCAA'99 [C]. Orlando, FL, USA., 1998-06: 452-455.
  • 2Banba H, Siga H, Umezawa A, Miyaba T. A CMOS Bandgap Reference with Sub-1-V Operation [J]. IEEE Journal of Solid-State Circuits, 1999, 34(5): 670-674.
  • 3Boni Andrea. Op-Amps and Startup Circuits for CMOS Bandgap References With Near 1-V Supply [J]. IEEE Journal of Solid-State Circuits, 2002, 37(10): 1339-1342.
  • 4Blalock B J,Allen P E.Designing 1-V op amps using standard digital CMOS technology.IEEE Trans Circuits and System Ⅱ:Analog and Digital Signal Processing,1998,45(7):769.?A?A?A
  • 5Lasanen K,Ruotsalainen E R,Kostamovaara J.A 1-V 5μW CMOS-opamp with bulk-driven input transistors.Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems,2000,3:1038.
  • 6Rajput S S,Jamuar S S.Low voltage analog circuit design techniques.IEEE Circuits and Systems Magazine,2002,2(1):24.
  • 7Blalock B J,Allen O E.Low-voltage,bulk-driven MOSFET current mirror for CMOS technology.IEEE International Symposium on Circuits and Systems,1995,3:1972.
  • 8Allen P E,Blalock B J,Rincon G A.A 1V CMOS opamp using bulk-driven MOSFETs.Digest of Technicl Paper-IEEE International Solid-State Circuit Conference,1995,38:192.
  • 9Yan Shouli,Edgar Sanchez-Sinencio.Low voltage analog circuit techniques:a tutorial.IEICE Trans Fundamentals of Elecronics,Communications and Computer Sciences,2000,E83-A(2):179.
  • 10Tesch B J,Pratt P M,Bacrania K,et al.14b 125 MSPS digital-to-analog converter and bandgap voltage reference in 0.5μm CMOS.Proc of the IEEE 1999 ISCAA'99,Orlando,FL,USA,1998:452

共引文献60

同被引文献8

  • 1朱樟明,杨银堂,刘莉,刘帘曦.基于高速电流舵数/模转换器动态性能的电流开关驱动器[J].西安电子科技大学学报,2004,31(5):701-704. 被引量:3
  • 2O'Sullivan K, Gorman C. A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44mm^2. IEEE J Solid-State Circuits,2004,39(7) : 1064
  • 3Ueno T, Yamaji T, Itakura T. A 1.2-V,12-bit, 200MSample/s current-steering D/A converter in 90-nm CMOS. IEICE Trans Fundamen Electron, Commun Comput Sci, 2007, E90-A(2) : 365
  • 4Yuan Ling, Ni Weining, Shi Yin. A 10-bit 2GHz current-steering CMOS D/A converter. IEEE Int Sym Circuits and Systems,2007: 737
  • 5Deveugele J,Steyaert M. A 10-bit 250-MS/s binary-weighted current-steering DAC. IEEE J Solid-State Circuits,2006,41(2) :320
  • 6Chen H, Lee J, Weiner J, et al. A 14-bit 150MS/s CMOS DAC with digital background calibration. 2006 Symp VLSI Circuits Dig Tech Papers,2006
  • 7Greenley B, Veith R, Chang D Y. A low-voltage 10-bit CMOS DAC in 0.01-mm2 die area. IEEE Trans Circuits Syst Ⅱ, 2005,52 (5):246
  • 8Song M, Lee H, Song W. A fully integrated current-steering 10-b CMOS D/A converter with a self-calibrated current bias circuit, Analog Integrated Circuits and Signal Processing,2005,44:251

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部