期刊文献+

一种非零偏差时钟网布线算法

A Non-Zero Skew Clock Tree Routing Algorithm
在线阅读 下载PDF
导出
摘要 特定的非零偏差时钟网比零偏差时钟网更具优势,它有助于提高时钟频率、降低偏差的敏感度。文章提出了一种新的非零偏差时钟树布线算法,它结合时钟节点延时和时钟汇点位置,得到一个最大节点延时次序合并策略,使时钟树连线长度变小。实验结果显示,这种算法与典型的最邻近选择合并策略相比较,可以减少20%~30%的总连线长度。 The specified non-zero skew clock tree is better than zero skew clock trees. It can improve clock frequency and tolerance to process variations. In this paper,a new non-zero skew clock tree routing algorithm is proposed. Considering the relation between node delay and sink location, a maximum node delay ordering merging scheme is proposed to minimize wire length. Experimental results show that the proposed algorithm can reduce the total wire length by 20% to 30% over typical nearest-neighbor selection merging scheme.
出处 《微电子学》 CAS CSCD 北大核心 2005年第3期293-296,共4页 Microelectronics
基金 国家自然科学基金资助项目(90207010)
关键词 时钟网布线 非零时钟偏差 节点延时 蛇形线 Clock tree routing Non-zero skew Node delay Wire snaking
  • 相关文献

参考文献8

  • 1康军,黄克勤,张嗣忠.同步电路设计中CLOCK SKEW的分析[J].电子器件,2002,25(4):431-434. 被引量:2
  • 2Bakoglu H B. Circuits, interconnections and packaging for VLSI[M]. Addison-Wesley, Reading, MA. 1990.
  • 3Jackson M A B, Srinivasan A, Kuh E S. Clock muting for high-performance ICs[A]. Proc Des Auto Conf[C].1990. 573-579.
  • 4Kahng A B, Cong J, Robins G. High-performance clock routing based on recursive geometric matching [A]. Proc Des Auto Conf[C]. 1991. 322-327.
  • 5Tsay R S. Exact zero skew [A]. Proe ICCAD [C].1991. 336-339.
  • 6ChaoTH, Hsu Y C, Ho J M, et al. Zero skew clock routing with minimum wirelength [J]. IEEE Trails Circ and Syst-Aria and Dig Sig Proc, 1992,39(11):799-814.
  • 7Edahiro M. A clustering-based optimization algorithm in zero-skew routings[A].Proe Des Auto Conf[C].1993.612-616.
  • 8Elmore W C. The transient response of damped linear networks with particular regard to wide band amplifiers [J]. J Appl Phys, 1948, 19(1): 55-63.

二级参考文献4

  • 1Ivan S. Kortev, Eby G.Friedman, Timing Optimization Through Clock Skew Scheduling,[M]. KLUWER ACADEMIC PUBLISHERS
  • 2Jan M. Rabaey, Digital Integrated Circuits A Design Perspective. [M]. PRENTICE HALL International, Inc.
  • 3Dimitrios Velenis, Kevin T.Tang, Ivan S. Kourtev, Victor Adler, Franklin Baez, Demonstration of Speed Enhancements On An Industrial Circuit Through Application of Non -zero Clock Skew scheduling.[C]. Electronics, Circuits and Systems, 2001, ICECS 2001. The 8th International Conference on Volume:2,2001.
  • 4Himanshu Bhatnagar, Advanced Asic Chip Synthesis:Using Synopsys Design Compiler And Primetime,[M]. KLUWER ACADEMIC PUBLISHERS

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部