期刊文献+

互连线RC模型应用条件的仿真研究 被引量:4

Application Conditions for RC Interconnecting Model
在线阅读 下载PDF
导出
摘要 研究结果表明,在L与RC比值较小时,阶跃响应的上升时间基本上由RC的乘积决定,电感对电路的影响可以忽略,互连线采用RC模型与RLC模型结果应无多大差别。在L与RC比值较大时,阶跃响应曲线出现振荡,此时使用RC模型需满足工作频率低于RC模型的“上限使用频率;当工作频率超过RC模型的“上限使用频率”时,互连线的模型就必须采用RLC模型。RC模型的“上限使用频率”仅与互连线长度有关:fmax106(Hz·m)。 Simulation of extremely high order interconnecting model is conducted by means of MATLAB. The rising time of step response mainly depends on the product of R and C. When the ratio of L and RC is small, the influence of inductance on the circuit can be neglected such that the difference between RC model and RLC model vanishes. The oscillation in step curve occurs when the ratio of L and RC is large. Therefore, it must be satisfied that working frequency can not be higher than the upper limit for the RC interconnecting model. Otherwise, RLC model must be adopted in interconnect modeling. The maximum frequency for RC interconnection is normally only related with the length of interconnection, i.e., fmax106/l.
出处 《电路与系统学报》 CSCD 2004年第1期139-141,共3页 Journal of Circuits and Systems
基金 美国自然科学基金资助项目(NSF: CCR 0098275)
关键词 超大规模集成电路 互连线 仿真 电路模型 VLSI interconnect simulation circuit model
  • 相关文献

参考文献3

  • 1[1]Wang S-G, Wang J, Cai W, Zhou D, Zhen X. Modeling of RC Interconnect Circuit and Its Recursive Algorithm [A]. Proceedings of the IEEE 2002 International Conference on Control and Automation (ICCA'02) [C]. Xiaman, China, 2002-06-16-19, 1999, 1426-1430.
  • 2[2]Reed M, Rohrer R. Applied Introductory Circuit Analysis for Electrical and Computer Engineers [M]. Prentice Hall, Upper Saddle River, NJ.
  • 3[3]Moore G E. Cramming more circuits on chips [J]. Electronics, 1965, 19(4): 114.

同被引文献31

  • 1袁宝国,章文斌,冯培昌,靳炜.用MatLab仿真高阶RC模型的互连线特性[J].系统仿真学报,2004,16(6):1220-1221. 被引量:5
  • 2袁宝国,唐国春.互连线分布电路阶跃响应上升时间的精确推算[J].计算机仿真,2004,21(8):88-90. 被引量:2
  • 3Moore G E.Cramming more circuits on chips[J].Electronics,1965,38(8):114-117.
  • 4Veendrick H.Deep- Submicron CMOS Ics[M].Boston:Kluwer Academic Publishers,2001.
  • 5K.D.Boese,J.Cong,K.S.Leung,and D.Zhou.On High-Speed VLSI Interconnects:Analysis and Design[C],IEEE Asia-Pacific Conference on Circuits and Systems,Australia,1992.
  • 6D.S.Gao and D.Zhou.Propagation Delay in RLC Interconnection Networks[ C].IEEE Int.Symposium on Circuits and Systems.1993:2125 -2128.
  • 7D.Zhou,F.P.Preparata and S.M.Kang.Interconnection Delay in Very High-speed VLSI[J].IEEE Trans.Circuits and Systems.1991,38(7):.
  • 8D.Zhou and W.Cai.A Fast Wavelet Collocation Method for HighSpeed Circuit Sinulation.[J].IEEE Trans.on CAS- I.1999:920-930.
  • 9S.-G.Wang,J.Wang,etc.Modeling of RC Interconnect Circuit and Its Recursive Algorithm [C],Proceedings of IEEE 2002 International Conference on Control and Automation ( ICCA' 02),Xiaman,China:2002:1426- 1430.
  • 10Baoguo Yuan,Ben Wang,etc.RC Interconnect Circuits and its Balanced Truncated Models[C].Proceedings of the 5th World Congress on Intelligent Control and Automation ,,Hangzhou,China:2004:15- 19.

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部