期刊文献+

32位嵌入式RISC处理器的硬件验证 被引量:1

Hardware Verification of a 32-Bit Embedded RISC Microprocessor
在线阅读 下载PDF
导出
摘要  随着ASIC技术的不断发展,设计规模及复杂程度不断增加,前端设计的准确性对整个系统的重要性越来越大。因此,在前端设计中,除了进行软件仿真外,还需要进行硬件验证。文章采用Aptix公司提供的MP3CF硬件仿真器,构建了一个实时验证系统,对自行设计的32位嵌入式RISC微处理器进行了在线硬件验证。 With the fast development of ASIC technology, the size and complexity of the design are increasing. The validity of the front-end weighs more in the whole design than ever before. So, besides software simulation, hardware verification is also needed for the front-end design. A new hardware verification method is presented by using Aptix System Explorer MP3CF to construct a real-time verification platform. And a 32-bit embedded RISC microprocessor is verified with the new method.
出处 《微电子学》 CAS CSCD 北大核心 2003年第6期502-505,共4页 Microelectronics
基金 国家863计划资助(2002AA1Z1060)
关键词 RISC 嵌入式 处理器 硬件验证 硬件仿真器 流水线 RISC FPGA FPIC Pipeline Simulation Verification
  • 相关文献

参考文献6

  • 1[1]Patterson D A, Hennessy J L. Computer architecture: a quantitative approach [M]. Second edition, Beijing: China Machine Press, 1999. 139-161.
  • 2[2]Furber S. ARM system-on-chip architecture [M].UK: Addison-Wesley, 2000. 105-136.
  • 3[3]Advanced RISC Machines Ltd (ARM). ARM7TDMI Data Sheet [Z]. 1995. 27-42.
  • 4[4]Aptix Corporation. Module Verification Platform User's Guide [Z]. 2000. 61-73.
  • 5[5]Aptix Corporation. Aptix System Explorer Quick Start Guide [Z]. 1999. 70-85.
  • 6[6]Herbert A. Re-usable IP takes center stage in rapid prototyping & verification of SOC designs [A].Design Conf 2001 [C]. 2001.

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部