期刊文献+

Design of a CMOS Current-Adjustable Charge-Pump Circuit Insensitive to Power Supply and Temperature

对电源及温度不敏感的电流可调的CMOS电荷泵电路的设计(英文)
在线阅读 下载PDF
导出
摘要 A CMOS charge-pump circuit with adjustable current is presented.A bandgap voltage reference,a low drop-out regulator,and a capacitive DC-DC voltage-booster are used to generate supply voltage for the current reference.This generated voltage is insensitive to the changes of external power supply voltage and temperature,while the current reference itself is insensitive to temperature.The circuit is designed in 0.18μm 1.8V standard digital CMOS process.The simulated results show that the performance of the circuit is satisfied. 设计了一种电流可调的CMOS电荷泵电路 ,其中采用了带隙基准源、低drop out调压器及电容式直流 直流电压升压器为电荷泵电路提供电源电压 ,此电压不受外部供电电压及温度变化的影响 ;同时 ,电荷泵电路中的参考电流源本身也对温度变化不敏感 .电路设计采用 0 18μm 1 8V标准的数字CMOS工艺 .模拟结果表明电路性能令人满意 .
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2003年第3期260-265,共6页 半导体学报(英文版)
基金 上海市应用材料基金资助项目 (合同号 :0 10 2 )~~
关键词 current-adjustable charge-pump bandgap low drop-out regulator DC-DC voltage-booster 电流可调 电荷泵 带隙基准源 低drop-out调压器 电容式直流-直流电压升压器 电路设计 CMOS
  • 相关文献

参考文献10

  • 1[1]Gardner F M.Charge-pump phase-lock loops.IEEE TransCommun,1980,28(11):1849
  • 2[2]Wolaver D H.Phase-locked loop circuit design.Prentice-Hall,Inc,1991
  • 3[3]Van Paemel M.Analysis of a charge-pump PLL:a new model.IEEE Trans Commun,1994,42(7):2490
  • 4[4]Lee C H,McClellan K,Choma J.A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter.IEEE J Solid-State Circuits,2001,36(10):1453
  • 5[5]Rincon-Mora G A,Allen P E.A low-voltage,low quiescent current,low drop-out regulator.IEEE J Solid-State Circuits,1998,33(1):36
  • 6[6]Rincon-Mora G A,Allen P E.Optimized frequency-shaping circuit topologies for LDO's.IEEE Trans Circuits and Systems Ⅱ,1998,45(6):703
  • 7[7]Dickson J F.On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique.IEEE J Solid-State Circuits,1976,11(6):374
  • 8[8]Tanzawa T,Tanaka T.A dynamic analysis of the dicksoncharge pump circuit.IEEE J Solid-State Circuits,1997,32(8):1231
  • 9[9]Yang H C,Lee L K,Co R S.A low jitter 0.3~165MHzCMOS PLL frequency synthesizer for 3V/5V operation.IEEE J Solid-State Circuits,1997,32(4):582
  • 10[10]Johansson H O.A simple precharged CMOS phase frequency detector.IEEE J Solid-State Circuits,1998,33(2):295

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部