期刊文献+

用于高性能锁相环的CMOS电荷泵的设计

Design of a CMOS Charge Pump for high-performance phase-locked loop
在线阅读 下载PDF
导出
摘要 一般的CMOS电荷泵有充放电流失配的问题。电流失配导致了相位偏差。本文研究了一般CMOS电荷泵电流失配产生的原因,提出了一种新型的电荷泵。利用误差放大器和参考电流源以获得良好的电流匹配特性,降低了锁相环的相位噪声;利用电荷移除管有效地抑制了电荷共享。采用chartered 0.35um COMS工艺进行仿真。仿真结果显示该电路有很好的电流匹配特性。 Conventional CMOS charge pump circuits have some current mismatching characteristics. The current mismatch of the charge pump in the PLLs generates a phase offset. This paper investigates causes of current mismatch of conventional CMOS charge pump and proposes new charge pump circuits. By using an error amplifier and reference current sources, one can achieve a charge pump with good current matching characteristics. And by using the charge removal transistors, one can eliminate charge sharing, it was designed by chartered 0.35um CMOS technology and simulated by Spectre tools. Simulation results show the good current matching characteristics.
出处 《微计算机信息》 北大核心 2008年第29期265-266,264,共3页 Control & Automation
基金 国家自然科学基金项目(60773081)项目名称:平板显示器灰度控制的分形方法研究及IP核实现 上海市教育委员会科研项目(07ZZ08)项目名称:FPD超高灰度多重子空间扫描研究
关键词 锁相环 电荷泵 相位误差 Phase locked-loop Charge pump phase offset
  • 相关文献

参考文献6

  • 1Behzad Razavi.模拟CMOS集成电路设计(第二版).陈贵灿等译.西安:西安交通大学出版社,2002.432-470.
  • 2W. Rhee. Design of high-performance CMOS charge pumps in phase-locked loops. IEEE Int. Syrup. Circuits and Systems, 1999; Vol. 1:545-548.
  • 3P. Larsson. A 2-1600 MHz CMOS Clock Recovery PLL with Low-Vdd Capability. IEEE Journal of Solid-State Circuits, 1999; 34(12):1951-1959.
  • 4Kyung-Soo Ha and Lee-Sup Kim. Charge-pump reducing current mismatch in DLLs and PLLs. ISCAS 2006 IEEE International Symposium on Circuits and Systems, 21-24 May, 2006: 4pp
  • 5Mark Van Paemel. Analysis of a Charge-pump PLL: A New Model.IEEE Journal of Solid-State Circuits, 1994; 42(7):2490-2498.
  • 6屈强,曾烈光.一种用于高速锁相环的零死区鉴频鉴相器[J].微计算机信息,2006,22(12Z):235-237. 被引量:6

二级参考文献6

  • 1姚嘉,刘刚,房建成.控制力矩陀螺用高速高精度无刷直流电机控制系统[J].微计算机信息,2005,21(09S):3-5. 被引量:5
  • 2Kun-Seok Lee; Byeong-Ha Park; Han-il Lee; Min Jong Yoh,Phase frequency detectors for fast frequency acquisition in zero-dead-zone CPPLLs for mobile communication systems Solid-State Circuits Conference, 2003. ESSCIRC" 03. Proceedings of the 29th European 16-18 Sept. 2003 Page(s):525-528.
  • 3M. Mansuri, D. Liu, and C.-K. K. Yang, "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," IEEE J .Solid-State Circuits, vol. 37, no. 10, pp. 1331-1334, Oct. 2002.
  • 4Johansson, H.O , A simple precharged CMOS phase frequency detector, Solid-State Circuits, IEEE Journal of Volume 33, Issue 2,Feb. 1998 Page(s):295-299.
  • 5Kuo-Hsing Cheng;Tse-Hua Yao;Shu-Yu Jiang;Wei-Bin Yang,A difference detector PFD for low jitter PLL,Electronics,Circuits and Systems,2001.ICECS 2001.The 8th IEEE International Conference on Volume 1,2-5 Sept.2001 Page(s):43 - 46.
  • 6Chien-Ping Chou;Zhi-Ming Lin',Jun-Da Chen,A 3-ps dead-zone double-edge-checking phase-frequency-detector with 4.78 GHz operating frequencies,Circuits and Systems,2004.Proceedings.The 2004 IEEE Asia-Pacific Conference on Volume 2,6-9 Dec.2004 Page(s):937 - 940.

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部