期刊文献+

4通道S波段硅基SiP模块的设计与实现 被引量:2

Design and Implementation of 4-Channel S-Band Si-Based SiP Module
在线阅读 下载PDF
导出
摘要 为满足下一代卫星通信机载有源相控阵天线系统小型化要求,采用三维堆叠系统级封装(SiP)中的硅通孔(TSV)技术,设计并实现一种高集成度的4通道S波段射频SiP模块。该SiP模块采用0.2 mm厚度的声表滤波器芯片,尺寸仅为15.8 mm×16.8 mm×1.95 mm,相较于传统高温共烧陶瓷封装模块,体积缩小85%以上。使用辅助设计软件对SiP模块进行设计与仿真,实测结果显示,该SiP模块在1980~2300 MHz频率范围内,增益为1~5 dB,幅度一致性优于±1 dB,相位一致性优于±5°,带外抑制优于30 dB(1980~2010 MHz频段优于50 dB)。 To meet the miniaturization requirements of the next generation satellite communication airborne active phased array antenna system,a highly integrated 4-channel S-band RF system-in-package(SiP)module is designed and implemented using through-silicon via(TSV)technology in the three-dimensional stacked SiP.The SiP module adopts 0.2-mm-thick acoustic filter chip,and the size of the module is only 15.8 mm×16.8 mm×1.95 mm,which is more than 85%smaller than the traditional high temperature co-fired ceramic packaged modules.The SiP module is designed and simulated using the auxiliary design software.The measured results show that in the frequency range of 1980-2300 MHz,the gain of the SiP module is 1-5 dB,the amplitude consistency is better than±1 dB,the phase consistency is better than±5°,and the out-of-band rejection is better than 30 dB(better than 50 dB in the frequency rang of 1980-2010 MHz).
作者 傅祥雨 FU Xiangyu(Chengdu Spaceon Electronics Co.,Ltd.,Chengdu 610037,China)
出处 《电子与封装》 2025年第4期57-62,共6页 Electronics & Packaging
关键词 小型化 系统级封装 硅通孔 幅相一致性 miniaturization system in package through silicon via amplitude and phase consistency
  • 相关文献

参考文献9

二级参考文献67

  • 1秦颖,张亚兵.射频SiP在收发组件中的应用研究[J].现代雷达,2023,45(6):109-113. 被引量:10
  • 2陆燕菲.集成电路封装技术现状分析与研究[J].电子技术(上海),2020(8):8-9. 被引量:18
  • 3魏晓云,曾云,晏敏.多芯片组件(MCM)技术[J].电子与封装,2004,4(6):22-25. 被引量:5
  • 4Johnson H W, Graham M. High-speed digital de- sign [ M ]. New Jersey : Prentice Hall, Englewood Cliffs ,2001.
  • 5王辉,黄冕,李君.Candence系统级封装设计[M].北京:电子工业出版社,2010.
  • 6Makoto Motoyoshi, Member IEEE. Through-Sili- con Via (TSV) [ C ]//Proceedings of the IEEE. Tokyo : Tokyo Institute of Technology Yokohama, 2009 : 113 - 116.
  • 7Joohee Kim, Jun So Pak, Jonghyun Cho, et al. High-frequency scalable electrical model and a- nalysis of a through silicon via Transactions on Components, ( TSV ) [ Packaging c]# and Manufacturing Technology. Alabama:Auburn U- niversity ,2011 : 181 - 195.
  • 8Dong Min Jang, Chunghyun Ryu, Kwang Yong Lee, et al. Development and evaluation of 3-D SiP with vertically interconnected through SiliconVias (TSV) [C]// Electronic Components and Technology Conference. Singapore : Inst of Micro- electron,2007 : 847 - 852.
  • 9Katti G, Stucchi M, Meyer K De, et al. Electricalmodeling and characterization via for three-dimensional ICs [ Electron Devices ,2008,57 ( 1 ) of through silicon J ]// IEEE Trans : 256 - 262.
  • 10Ryu C, Lee J, Lee H, et al. High frequency elec- trical model of through wafer via for 3-D stacked chip packaging [ C ]// Electron Syst IntegrationTechnol Conf (ESTC). Greenwich, London : Uni- versity of Greenwich,2006:215 - 220.

共引文献68

同被引文献28

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部