期刊文献+

第三代半导体封装结构设计及可靠性评估技术研究进展

Research Progress of Packaging Structure Design and Reliability Evaluation Technology for Third-Generation Semiconductors
在线阅读 下载PDF
导出
摘要 第三代半导体材料,如SiC和GaN,因其卓越的性能在电力电子领域展现出巨大潜力。为了充分发挥材料的优势,需要通过先进的封装技术来解决电气互连、机械支撑和散热等问题。围绕第三代半导体封装结构的研究进展,从降低寄生电参数、降低热阻、提高集成度3个发展方向分类总结近年来新型封装结构特点及优化效果。基于新型封装结构,总结了其面临的可靠性问题以及现行的可靠性测试标准和方法,探讨了存在的问题和不足,对第三代半导体封装技术的未来发展进行了展望。 Third-generation semiconductor materials,such as SiC and GaN,demonstrate significant potential in power electronics due to their excellent properties.In order to fully exploit the advantages of these materials,advanced packaging technologies are essential to tackle challenges in electrical interconnections,mechanical support,and thermal management.Focusing on the research progress of third-generation semiconductor packaging structures,the characteristics and optimization effects of the new packaging structures in recent years are classified and summarized,focusing on three development directions of minimizing parasitic electrical parameters,reducing thermal resistance,and enhancing integration levels.Based on the new packaging structures,the reliability problems and the current reliability testing standards and methods are summarized,the existing problems and shortcomings are discussed,and the future developing trends of packaging technology for third-generation semiconductors are prospected.
作者 郑佳宝 李照天 张晨如 刘俐 ZHENG Jiabao;LI Zhaotian;ZHANG Chenru;LIU Li(School of Material Science and Engineering,Wuhan University of Technology,Wuhan 430074,China)
出处 《电子与封装》 2025年第3期32-46,共15页 Electronics & Packaging
基金 中国科协科技智库青年人才计划(XMSB20240710047) 武汉市知识创新专项曙光计划(2023010201020320)。
关键词 第三代半导体 功率器件 封装结构 可靠性评估 third-generation semiconductor power device packaging structure reliability evaluation
  • 相关文献

参考文献11

二级参考文献64

  • 1张志祥.电镀镍/金生产管理实战[J].印制电路信息,2003,11(8):32-42. 被引量:2
  • 2陈栋勤.标准电极电势表的作用[J].彭城职业大学学报,2004,19(5):77-79. 被引量:1
  • 3云振新.半导体致冷器件及其应用[J].半导体技术,1990,6(6):38-45. 被引量:1
  • 4Van W J D, Lee F C. Power electronics technology at the dawn of the new millennium-status and future [A]. IEEE Power Electronics Specialists Conference [C]. Piscataway, NJ, USA: IEEE press, 1999.3-12.
  • 5Lu G Q, Liu X. Application of solderable devices for assembling three-dimensional power electronics modules [A]. IEEE Power Electronics Specialists Conference [C]. Piscataway, NJ, USA: IEEE press, 2000. 1261 - 1266.
  • 6Liu X. Processing and reliability assessment of solder joint interconnection for power chips [D]. Virginia: Virginia Polytechnic Institute and State University, 1999.
  • 7Yin J. High temperature SiC embedded chip module (ECM) with doublelsided metallization structure [D]. Virginia: Virginia Polytechnic Institute and State University, 2005.
  • 8Haque S, Xing K, Lin R L, et al. An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures [J]. IEEE Trans Adv Packag, 1999, 22(2): 136-144.
  • 9Wen S, Huff D, Lu G Q. Dimple-array interconnect technique for packaging power semiconductor devices and modules [A]. IEEE International Symposium on Power Semiconductor Devices and Integrated Circuits [C]. Piscataway, NJ, USA: IEEE press, 2001.69-74.
  • 10Bai J G, Zhang Z Y, Calata J N, et al. Low-temperature sintered nanoscale silver as a novel semiconductor device-metallized substrate interconnect material [J]. IEEE Trans Compon Packag Technol, 2006, 29(3): 1521-3331.

共引文献140

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部