期刊文献+

一种高性能带隙基准源的设计

Design of a high-performance bandgap reference source
在线阅读 下载PDF
导出
摘要 针对传统带隙基准电压受运放失调电压影响较大,而无运放带隙基准电源的噪声抑制效果不佳的问题,设计了一种降低失调电压影响的高性能带隙基准电路。设计中通过改变三极管的连接方式使得该结构具有抑制失调电压的能力和更高的电源噪声抑制能力,从而提高了输出电压的精度和电源抑制比(PSRR)。同时,利用三极管基极电流的负温度高阶项对带隙输出进行低温曲率补偿,使得带隙基准电压具有极低的温度系数。该电路采用华虹宏力0.18μm BCD工艺,经过仿真验证,在电源电压为5 V时,静态工作电流约为6μA,基准输出电压约为1.27 V,温度系数为6.082×10^(-6)/℃。在10 Hz时,PSRR为-110.1 dB;在10 kHz时,PSRR为-70.9 dB。 To address the problems of significant impact on traditional bandgap reference voltages by offset voltage of operational amplifier(op-amp)or poor noise suppression of non-op-amp bandgap reference power supplies,a high-performance bandgap reference circuit was designed to mitigate the effects of the offset voltage.By altering the connection of transistors in the design,the circuit can enhance the capabilities for suppressing offset voltage and power supply noise,which thereby improves the accuracy of the output voltage and the power supply rejection ratio(PSRR).Meanwhile,the negative temperature higher-order term of the base current of the triode was used to compensate the low-temperature curvature of the bandgap output,which gives the bandgap reference voltage a low temperature coefficient.The HHGrace 0.18μm BCD process was employed in the design.Simulation results give static operating current of about 6μA and reference output voltage of 1.27 V at power supply voltage of 5 V.The temperature coefficient is 6.082×10^(-6)/℃.The PSRR is-110.1 dB and-70.9 dB at 10 Hz and 10 kHz respectively.
作者 王凌翔 张涛 刘劲 WANG Lingxiang;ZHANG Tao;LIU Jin(School of Information Science and Engineering,Wuhan University of Science and Technology,Wuhan 430000,China)
出处 《电子元件与材料》 北大核心 2025年第1期88-94,共7页 Electronic Components And Materials
基金 国家自然科学基金(61873196)。
关键词 带隙基准 高电源抑制比 低温漂 温度补偿 bandgap reference high PSRR low temperature drift temperature compensation
  • 相关文献

参考文献8

二级参考文献39

  • 1吴国平,黄年亚,刘桂芝.一种二阶曲率补偿带隙基准的研究[J].电子器件,2005,28(3):696-698. 被引量:7
  • 2郑儒富,俞永康.一种4ppm/℃曲率补偿CMOS带隙基准源[J].微电子学,2007,37(1):101-104. 被引量:8
  • 3G.C.M.Mejir,P.C.Schmall and K.van Zanlinge.A New Curvature-Corrected Bandgap Reference[J]. IEEE J. of Solid-State Circuits, Dec.1982,17:1139-1143.
  • 4M.Gunawan, et al. A Curvature-corrected Low-Voltage Bandgap Reference[J]. IEEE J. of Solid-State Circuits, June 1993. 28:667-670.
  • 5PhillipE.allen.《CMOS模拟集成电路设计》第二版[M].,June2002.P135.
  • 6Gray,Hurst,Lewis,Meyer,Analysis and Design of Analog Integraved Circuits[M]. Fourth Edition, John Wiley publication, 2001.317-325.
  • 7Y.Dai,D.T.Comer,D.J.Comer,C.S.Petrie,Threshold Voltage Based CMOS Voltage Reference[J],IEE Proc.-Circuits Devices Syst.,February 2004,151(1).
  • 8Y.Tsividis,“Moderate Inversion in MOS Devices”[J].Solid State Electron.1982,25(11):1099-1144.
  • 9毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 10BROOKS T L, WESTWICK A I.. A low-power differential CMOS bandgap reference [C] // IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 1994: 248-249.

共引文献27

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部