期刊文献+

多元逻辑电路(DYL)线性“与或”门均匀性的研究

Study of uniformity of multicell-type logic circuit (DYL) linear "and/or" gates
在线阅读 下载PDF
导出
摘要 Comparing the theoretical ana1ysis with the experimental results the authors have proved that the uniformity of linear "and/or" gates mainly depends on imput voltage and load resistance. When imput voltage is low, the uniformity changes a little with the load resistance. When imput voltage is high, the smaller the load resistance is, the more obviously the uniformity changes with imput voltage. Comparing the theoretical ana1ysis with the experimental results the authors have proved that the uniformity of linear 'and/or' gates mainly depends on imput voltage and load resistance. When imput voltage is low, the uniformity changes a little with the load resistance. When imput voltage is high, the smaller the load resistance is, the more obviously the uniformity changes with imput voltage.
出处 《大连理工大学学报》 EI CAS CSCD 北大核心 1992年第4期483-488,共6页 Journal of Dalian University of Technology
关键词 逻辑电路 均匀性 误差理论 logic circuits uniformity error theory/linear 'and/or' gates
  • 相关文献

参考文献6

  • 1王玉富,王守觉.连续逻辑“max”“min”门的线性度[J].电子学报,1989,17(2):3-8. 被引量:4
  • 2石寅,电子学报,1988年,16卷,5期,48页
  • 3王守觉,电子学报,1986年,14卷,5期,1页
  • 4黄志海,电子学报,1985年,13卷,5期,1页
  • 5郑启伦,电子学报,1981年,8卷,5期,23页
  • 6王守觉,电子学报,1978年,6卷,2期,43页

二级参考文献2

  • 1王守觉,电子学报,1983年,5期,9页
  • 2王守觉,电子学报,1978年,2期,43页

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部