期刊文献+

故障芯片重利用的三维存储器成品率提高方法

Bad-Die Recycling Technique for Yield Enhancement of Three-Dimensional Memories
在线阅读 下载PDF
导出
摘要 提出了一种对故障芯片进行重新利用以提高三维存储器成品率的方法.该方法首先将存储块划分为多个存储子块,然后对存储芯片进行绑定前的测试以获取存储芯片的故障分布信息,从而获取存储芯片中有故障的存储子块数量,并根据所提的芯片选择算法来选定合适的存储芯片进行绑定.接着在三维存储器中选择一个无故障的存储块作为全局冗余,利用全局冗余中的存储子块对三维存储器中有故障的存储子块进行修复.实验结果表明,所提方法有效的提高了三维存储器的成品率. In order to make the best of the discarded bad dies, a yield enhancement technique by bad-die recycling for three-dimensional memory is proposed. In the presented technique, each block is divided into several sub-blocks firstly. After that, every die must go through the process of pre-bond test to get the fault information of blocks in a die, and then counting the number of the faulty sub-blocks in a die. Finally a faultffree block is chosen as global redundancy, and the sub-blocks in the global redundancy are used to repair faulty sub-blocks. The experimental results show that the proposed methodology is effective for yield enhancement of the three-dimensional memory.
出处 《微电子学与计算机》 CSCD 北大核心 2016年第10期7-12,18,共7页 Microelectronics & Computer
基金 国家自然科学基金项目(61432004 61306049 61204046 61474035)
关键词 三维存储器 成品率 故障芯片 全局冗余 存储块 three-dimensional memories yield bad-die global redundancy block
  • 相关文献

参考文献8

  • 1Jiang L, Ye R, Xu Q. Yield enhancement for 3D- stacked memory by redundancy sharing across dies[C] //Proceedings of the International Conference on Computer-Aided Design. China, Yiwu, IEEE Press, 2010: 230-234.
  • 2Chou Y F,Kwai D M, Shieh M D, et al. Reactivation of spares for off-chip memory repair after die stacking in a 3-D IC with TSVs[J]. Circuits and Systems I.- Regular Papers, IEEE Transactions on, 2013, 60 (9) : 2343-2351.
  • 3Chou Y F, Kwai D M, Wu C W. Yield enhancement by bad-die recycling and stacking with though-silicon vias[J]. Very Large Scale Integration (VLSI) Sys- tems, IEEE Transactions on, 2011, 19 ( 8 ):1346-1356.
  • 4Puttaswamy K, Loh G H. 3D-integrated SRAM corn ponents for high-performance microprocessors[J].Computers, IEEE Transactions on, 2009, 58 (10) 1369 -1381.
  • 5Lee J, Park K, Kang S. A Die-selection method using search-space conditions for yield enhancement in 3D memory[J].ETRI Journal, 2011, 33(6): 904 -913.
  • 6Rab M T, Bawa A, Touba N. Implementing defect tolerance in 3DICs by exploiting degrees of freedom in assembly[C]//Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2012 IEEE Interna- tional Symposium on. USA, Austin, IEEE, 2012: 178- 181.
  • 7Kang W, Lee C, Cho K, et al. A die selection and matching method with two stages for yield eehance ment of 3-D memories[C]//Test Symposium (ATS), 2013 22nd Asian. Taiwan, Yilan, IEEE, 2013: 301-306.
  • 8Huang R F, Li J F,Yeh J C, et al. A simulator for eKvaluating redundancy analysis algorithms of repairable embedded memories [C]// Memory Technology, De- sign and Testing, 2002. (MTDT 2002). Proceedings of the 2002 IEEE International Workshop on. France, Bendor,IEEE, 2002: 68-75.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部