期刊文献+

硅通孔转接板封装结构多尺度问题的有限元模型 被引量:12

THE FINITE ELEMENT MODEL OF MULTI-SCALE STRUCTURES IN TSV INTERPOSER PACKAGES
原文传递
导出
摘要 三维硅通孔转接板封装结构中,存在大量的微凸点与微焊球,尺寸相差3个数量级,这种结构多尺度给有限元分析模型的建立带来困难。以板级封装焊锡接点热疲劳寿命的有限元计算为目标,采用均匀化方法将芯片与转接板间的微凸点/下填料层以及转接板与基板间的微焊点/下填料层等效为均匀介质,以解决结构多尺度带来的网格划分困难。在对比分析了几种均匀化方案的基础上,建议在计算三维硅通孔转接板板级封装焊锡接点的热疲劳寿命时,芯片与转接板间的微凸点/下填料层以及转接板与基板间的微焊点/下填料层可采用各自的下填料层替代建模。 In 3D through-silicon-via (TSV) interposer packages, there are many micro bumps and micro solder balls, the size of which might be different by 1000 times. This multi-scale structure brings difficulties in building the finite element model. Homogenization method was adopted to avoid these difficulties in this paper. The micro bump/underfill layer between the chip and the TSV interposer, and the micro solder ball/underfill layer between the interposer and the substrate were replaced by homogenous material layers. Four different homogenization schemes were proposed to compute the thermal fatigue life of the board level solder joints, and the results were compared. It is suggested that the micro bump/underfill layer between the chip and the interposers, and the micro solder ball/underfill layer between the interposer and the substrate can be replaced by their own underfill material layer in a finite element analysis of the thermal fatigue life of board level solder joints.
出处 《工程力学》 EI CSCD 北大核心 2015年第10期191-197,共7页 Engineering Mechanics
基金 国家自然科学基金项目(11272018) 国家科技重大专项项目(2014ZX02502-004)
关键词 硅通孔转接板 结构多尺度 均匀化方法 有限元模型 热疲劳寿命 TSV interposer multi-scale structure homogenization method finite element modeling thermalfatigue life
  • 相关文献

参考文献16

  • 1秦飞,王珺,万里兮,于大全,曹立强,朱文辉.TSV结构热机械可靠性研究综述[J].半导体技术,2012,37(11):825-831. 被引量:24
  • 2安彤,秦飞,武伟,于大全,万里兮,王珺.TSV转接板硅通孔的热应力分析[J].工程力学,2013,30(7):262-269. 被引量:9
  • 3Riebling J.Finite element modeling of ball grid array components[D].Binghamton,New York:State University of New York at Binghamton,1996.
  • 4Tsai T Y,Yeh C L,Lai Y S,et al.Transient sub-modeling analysis for board-level drop tests of electronic packages[J].IEEE Transactions on Electronics Packaging Manufacturing,2007,30(1):54-62.
  • 5Gu J,Lim C T,Tay A A O.Modeling of solder joint failure due to PCB Electronics Packaging bending during drop impact[C].Proceedings of 6th Electronics Packaging Technology Conference,EPTC 2004:678-683.
  • 6Zhang Z,Sitaraman S K,Wong C P.FEM modeling of temperature distribution of a flip-chip no-flow underfill package during solder reflow process[J].IEEE Transactions on Electronics Packaging Manufacturing,2004,27(1):86-93.
  • 7Pang J H L,Chong D Y R.Flip chip on board solder joint reliability analysis using 2-D and 3-D FEA models[J].IEEE Transactions on Advanced Packaging,2001,24(4):499-506.
  • 8Lee C C,Chang K C,Yang Y W.Lead-free solder joint reliability estimation of flip chip package using FEM-based sensitivity analysis[J].Soldering&Surface Mount Technology,2009,21(1):31-41.
  • 9Gu J,Lim C T,Tay A A O.Simulation of mechanical response of solder joints under drop impact using equivalent layer models[C].Electronic Components and Technology Conference,2005.Proceedings.55th.IEEE,2005:491-498.
  • 10陈思,秦飞,夏国峰.TSV转接板组装工艺对微凸点可靠性的影响[J].工程力学,2015,32(6):251-256. 被引量:3

二级参考文献53

  • 1封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 2LAU H T. Overview and outlook of through-silicon Via ( TSV ) and 3D integrations [J]. Microelectronics International, 2011, 28 (2): 8-22.
  • 3WU B Q, KUMAR A, PAMARTHY S. High aspect ratio silicon etch: a review [ J]. Journal of Applied Physics, 2010, 108 (5): 1101-1120.
  • 4HONG S C, LEE W G, KIM W J, et al. Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking [J]. Microelectronics Reliability, 2011, 51 (12): 2228-2235.
  • 5LAU J H, SOON W H, KUMAR A, et al. Fabrication of high aspect ratio TSV and assembly with fine-pitch low- cost solder microbump for Si interposer technology with high-density interconnects [J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1 (9): 1336-1344.
  • 6RANGANATHAN N, PRASAD K, BALASUBRAMANIAN N, et al. A study of thermo-mechanical stress and its impact on through-silicon vias [ J ]. Journal of Micromechanics and Microengineering, 2008, 18 ( 7 ) : 5018 - 5030.
  • 7FENG X, CAO I-I Y, YU H, et al. Study of internal stress on electroplating copper used in through silicon via filling [C] //// Proceedings of the 2011 InternationalConference on Electronic Packaging Technology and High Density Packaging. Shanghai, China, 2011: 1018- 1021.
  • 8KWON W S, ALASTAIR T D, TEO K H, et al. Stress evolution in surrounding silicon of Cu-filled through- silicon via undergoing thermal annealing by multi- wavelength micro-Raman spectroscopy [ J]. Applied Physics Letters, 2011, 98 (23): 232106-232108.
  • 9TRIGG A D, YU L H, CHENG C K, et al. Three dimensional stress mapping of silicon surrounded by copper filled through silicon vias using polychromator- based multi-wavelength micro raman spectroscopy [ J]. Applied Physics Express, 2010, 3 (8) : 086601 - 086603.
  • 10THOMPSON S E, SUN G, CHOI Y S, et al. Uniaxial- process-induced strained-Si: extending the CMOS roadmap [ J]. IEEE Transactions on Electronic Devices, 2006, 53 (5): 1010-1020.

共引文献31

同被引文献132

引证文献12

二级引证文献43

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部