期刊文献+

基于热-结构耦合的3D-TSV互连结构的应力应变分析 被引量:10

Study on stress and strain of 3D-TSV stacked IC packages based on thermal-structure coupling
原文传递
导出
摘要 建立了3D-TSV(硅通孔)互连结构三维有限元分析模型,对该模型进行了热-结构耦合条件下的应力应变有限元分析,研究了TSV高度和直径对3D-TSV互连结构温度场分布及应力应变的影响。结果表明:随着TSV高度和直径的增大,3D-TSV叠层芯片封装整体、焊球、间隔层、芯片和TSV及微凸点处的最高温度均逐渐降低,TSV高度和直径的增加在一定程度上有利于降低封装体各部分最高温度;随着TSV高度的增加,TSV及微凸点互连结构内的应力应变呈增大趋势。 The 3D finite element analysis models of 3D-TSV(Through Silicon Via) interconnect structure were developed. By using ANSYS the finite element analysis of the stress and strain distributions in the model was performed under the condition of thermal-structure coupling. The influences of height and diameter of TSV on temperature field distribution and stress and strain of 3D-TSV,interconnect structure were studied. Results of study show that with the increase of height and diameter of TSV the highest temperatures in 3D-TSV stacked die package, solder ball, spacer, die, TSV and micro bumps are gradually decrease, the increase of height and diameter of TSV are beneficial to decrease the highest temperature of all parts of package in a certain degree. The stress and strain in TSV and micro bumps interconnect structure increase with increasing the height of TSV.
出处 《电子元件与材料》 CAS CSCD 北大核心 2014年第7期85-90,共6页 Electronic Components And Materials
基金 广西壮族自治区自然科学基金资助项目(No.2012GXNSFAA053234 2013GXNSFAA019322) 四川省教育厅科研资助项目(No.13ZB0052)
关键词 三维叠层芯片封装 硅通孔 热-结构耦合分析 温度场 有限元分析 应力应变 3D stacked IC package through silicon via thermal-structure coupling analysis temperature field finite element analysis stress and strain
  • 相关文献

参考文献9

  • 1赵璋,童志义.3D-TSV技术——延续摩尔定律的有效通途[J].电子工业专用设备,2011,40(3):10-16. 被引量:16
  • 2HSIEH M C,YU C K,WU S T.Thermo-mechanical simulative study for3D vertical stacked IC packages with spacer structures[C]//2010IEEE/CPMT 26th Semiconductor Thermal Measurement,Modeling&Management Symposium.Piscataway,USA:IEEE,2010.
  • 3BAHAREH B,SURESH R,LIU H L,et al.Outstanding and innovative reliability study of 3D TSV interposer and fine pitch solder micro-bumps[C]//2012 IEEE 62nd Electronic Components and Technology Conference.Piscataway,USA:IEEE,2012.
  • 4SELVANAYAGAM C S,LAU J H,WU Z X,et al.Nonlinear thermal stress/strain analyses of copper filled TSV(through silicon via)and their flip-chip microbumps[J].IEEE Trans Adv Packg,2009,32(4):720-728.
  • 5SHIWANI T,SATEJ N,ABHIJIT K,et al.Design for reliability of stacked die package using TSV technology[C]//ASME 2011 Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems.New York,USA:American Society of Mechanical Engineers,2011.
  • 6俞箭飞,江五贵.穿透硅通孔互连结构的湿-热应力有限元分析[J].半导体技术,2012,37(11):889-893. 被引量:4
  • 7HE R,WANG H J,ZHOU J,et al.Nonlinear thermo-mechanical analysis of TSV interposer filling with solder,Cu and Cu-cored solder[C]//Proceedings of the 2011 12th International Conference on Electronic Packaging Technology&High Density Packaging.Piscataway,USA:IEEE,2011.
  • 8安彤,秦飞,武伟,于大全,万里兮,王珺.TSV转接板硅通孔的热应力分析[J].工程力学,2013,30(7):262-269. 被引量:9
  • 9TAKANA N,SATO T,YAMAJI Y,et al.Mechanical effects of copper through-vias in a 3D die-stacked module[C]//Proceedings of 52nd Electronic Components and Technology Conference.Piscataway,USA:IEEE,2002.

二级参考文献30

  • 1苏祥林,吴振宇,汪家友,杨银堂.低k层间介质研究进展[J].微纳电子技术,2005,42(10):463-468. 被引量:8
  • 2孙鸣,刘玉岭,刘博,贾英茜.低k介质与铜互连集成工艺[J].微纳电子技术,2006,43(10):464-469. 被引量:10
  • 3MahadevanIyer.先进封装技术发展趋势.半导体国际,2009,(9):13-17.
  • 4Li Jiang, Yuxi Liu. Modeling TSV Open Defects in 3D-Stacked DRAM[C]. International test conference, 2010 IEEE, Paper 6.1 : 1-9.
  • 5High Density TSV Roadmap[R]. ITRS, 2009 Intercon nect. December 16, 2009.
  • 6Hsinchu, Taiwan. Assembly & Packaging Report More than Moore Initia tive[R]. ITRS, Assembly and Packaging 16 July, 2008.
  • 7SEMIandIngridLee Taipei EstherLam DIGITIMES.半导体封测驱动摩尔定律硅孔L(Tsv)封装为下一个兵家必争之地.SEMI NEWS,2009,(10):19-21.
  • 8赵建忠.解读后摩尔定律探索IC发展方向[N].中国电子报2010-07-28.
  • 9LAU J, ZHENG X W, SELVANAYAGAM C. Failure analyses of 3D sip (system-in-package) and WLP ( wafer-level package ) by finite element methods [C ] // Proceedings of the 16 1EEE International Symposium on the Physical and Failure Analysis of Integrated Circuits. Suzhou, China. 2009:108 - 116.
  • 10WONG E H, KOH S W, LEE K H, et al. Comprehensive treatment of moisture induced failure- recent advances [ J]. IEEE Transactions on Electronics Packaging Manufacturing, 2002, 25 (3) : 223 - 230.

共引文献25

同被引文献62

引证文献10

二级引证文献36

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部