期刊文献+

Design and fabrication of a 3.3 kV 4H-SiC MOSFET 被引量:2

Design and fabrication of a 3.3 kV 4H-SiC MOSFET
原文传递
导出
摘要 A 4H-SiC MOSFET with breakdown voltage higher than 3300 V has been successfully designed and fabricated. Numerical simulations have been performed to optimize the parameters of the drift layer and DMOSFET cell structure of active area. The n-type epilayer is 33μm thick with a doping of 2.5 × 10^15 cm-3. The devices were fabricated with a floating guard ring edge termination. The drain current 1d= 5 A at Vg = 20 V, corresponding to vd = 2.5 v. A 4H-SiC MOSFET with breakdown voltage higher than 3300 V has been successfully designed and fabricated. Numerical simulations have been performed to optimize the parameters of the drift layer and DMOSFET cell structure of active area. The n-type epilayer is 33μm thick with a doping of 2.5 × 10^15 cm-3. The devices were fabricated with a floating guard ring edge termination. The drain current 1d= 5 A at Vg = 20 V, corresponding to vd = 2.5 v.
出处 《Journal of Semiconductors》 EI CAS CSCD 2015年第9期54-57,共4页 半导体学报(英文版)
基金 Project supported by the National High Technology Research and Development Program of China(No.2014AA052401)
关键词 4H-SIC MOSFET interface state 4H-SiC MOSFET interface state
  • 相关文献

参考文献12

  • 1Chailloux T, Calvez C, Thierry-Jebali N, et al. SiC power devices operation from cryogenic to high temperature: investigation of various 1.2 kV SiC power devices. Mater Sei Forum, 2014, 778- 780:1122.
  • 2Zhang N, Rao Y, Xu N, et al. Characterization of 4H-SiC bipolar junetion transistor at high temperatures. Mater Sci Forum, 2014, 778-780:1013.
  • 3Howell R S, BuchoffS, Van Campen S, et al. A 10-kV large-area 4H-SiC power DMOSFET with stable subthreshold behavior in- dependent of temperature. IEEE Trans Electron Devices, 2008, 55(8): 1807.
  • 4Ryu S H, Krishnaswami S, Hull B, et al. 10 kV, 5 A 4H-SiC power DMOSFET. Proceedings of the 18th International Symposium on Power Semiconductor Devices & IC's, Naples, Italy, 2006.
  • 5Matocha K, Chatty K, Banerjee S, et al. 1700 V, 5.5 m.cm 4H-SiC DMOSFET with stable 225 C operation. Mater Sci Forum, 2014, 778-780:903.
  • 6Wada K, Uchida K, Kimura R, et al. Blocking characteristics of 2.2 kV and 3.3 kV-class 4H-SiC MOSFETs with improved dop- ing control for edge termination. Mater Sci Forum, 2014, 778- 780:915.
  • 7Dhar S, Ahyi A C, Williams J R, et al. Temperature dependence of inversion layer carrier concentration and hall mobility in 4H- SiC MOSFETs. Mater Sci Forum, 2012, 717-720:713.
  • 8Grieb M, Noborio M, Peters D, et al. Electrical characterization of MOS structures with deposited oxides annealed in N20 or NO. Mater Sci Forum, 2009, 615417:521.
  • 9Okumura H, Harima H, Kimoto T, et al. Characterization of SiO2/SiC interfaces annealed in N20 or POC13. Mater Sci Fo- rum, 2014, 778-780:623.
  • 10Zhong Z Q, Zheng L D, Zhang G J, et al. Effect of Ar annealing temperature on SiO2/SiC: carbon-related clusters reduction caus- ing interracial quality improvement. Adv Mater Research, 2014, 997:484.

同被引文献2

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部