期刊文献+

NoC中基于路径树的无冲突测试调度方法 被引量:2

A Contention-Free Test Scheduling Method Based on Path-Tree in NoC
在线阅读 下载PDF
导出
摘要 在复用片上网络(No C)架构作为测试访问机制对No C内嵌核进行测试时,如果有多个I/O接口并行测试就容易发生资源的冲突.为了解决多区域并行测试的资源冲突问题,提出一种无链路冲突的测试调度方法.首先使用分区算法将网络划分多个区域,然后使用链路分配算法对节点建立路径树来查找可连通路径,最后全局考虑各个区域的连通路径来分配链路使所有区域都连通,从而避免资源冲突、减少测试时间、保证测试可靠性.实验结果表明,相对于基准对象,该方法可减少测试时间14.13%~52.62%,比已有算法的测试时间最多减少了16.42%,是一种较优的无冲突测试调度方法. In using on-chip network infrastructure as test access mechanism to test the embedded cores of NoC, it's easy to lead to the confliction of resources if there are multiple I/O ports. This paper proposes a contention-free method to solve the resource confliction problem in parallel testing for NoC. After dividing the network into multiple partitions, a path tree is builded for every border node to find a connected path and then allocate links of the path to each partition. The ultimate goal of this paper is to make all partitions connected, thus removing the resource confliction, reducing the testing time and guaranteeing the reliability for the whole chip. Experimental results show that, the testing time can be reduced by 14.13%~52.62% when compared with general cases, and can be reduced by 16.42% at most while compared with the existing algorithm. Therefore, the proposed method is a relatively optimal contention-free test scheduling method.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2015年第3期533-541,共9页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(61474036 61274036 61371025) 安徽省自然科学基金(1508085MF117) 中央高校基本科研业务费专项资金(J2014HGBZ0175)
关键词 片上网络 并行测试 链路冲突 链路分配 network-on-chip parallel testing link contention link allocation
  • 相关文献

参考文献19

  • 1Dally W, Towles B . Principles and practices of interconnection networks[M]. San Francisco: Morgan Kaufmann Publishers, 2003.
  • 2付斌章,韩银和,李华伟,李晓维.面向高可靠片上网络通信的可重构路由算法[J].计算机辅助设计与图形学学报,2011,23(3):448-455. 被引量:25
  • 3欧阳一鸣,张一栋,梁华国,黄正峰.三维片上网络故障及拥塞感知的容错路由器设计[J].电子学报,2013,41(5):912-917. 被引量:15
  • 4欧阳一鸣,欧阳小叶,梁华国,黄正峰,刘军.基于动态优先级的3D NoC偏转路由容错方法[J].计算机辅助设计与图形学学报,2014,26(3):486-492. 被引量:3
  • 5欧阳一鸣,韩倩倩,梁华国,黄正峰,汪秀敏.面向非全互连3D NoC可靠通信的分布式路由算法[J].计算机辅助设计与图形学学报,2014,26(3):502-510. 被引量:11
  • 6Xiang D, Liu G, Chakrabarty K, et al. Thermal-aware test scheduling for NOC-based 3D integrated circuits[C]// Pro?ceedings of the 21st IFIPIlEEE International Conference on Very Large Scale Integration. Los Alamitos: IEEE Computer Society Press, 2013: 96-101.
  • 7Farah R, Harmanani H. A method for efficient NoC test sched?uling using deterministic routing[C]//Proceedings of IEEE In?ternational SoC Conference. Los Alamitos: IEEE Computer Society Press, 2010: 363-366.
  • 8Xiang D. A cost-effective scheme for network-on-chip router and interconnect testing[C]//Proceedings of the 22nd Asian Test Symposium. Los Alamitos: IEEE Computer Society Press, 2013: 207-212.
  • 9Xiang D, Zhang Y. Cost-effective power-aware core testing in NoCs based on a new unicast-based multicast scheme[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30(1):135-147.
  • 10欧阳一鸣,贺超,梁华国,黄正峰,谢涛.NoC架构下异构IP核的并行测试方法[J].电子学报,2013,41(12):2391-2396. 被引量:8

二级参考文献96

  • 1欧阳一鸣,余雅琼,郭凯.基于同构片上网络拓扑可重构的容错硬件结构[J].计算机研究与发展,2010,47(S1):164-168. 被引量:2
  • 2王颀,单智阳,朱云涛,邵丙铣.串扰约束下超深亚微米顶层互连线性能的优化设计[J].电子学报,2006,34(2):214-219. 被引量:4
  • 3张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 4Kumar R,Farkas K I,Jouppi N P,et al.Single-ISA heterogeneous multi-core architectures:the potential for processor power reduction[C]//Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture.Los Alamitos:IEEE Computer Society Press,2003:81-92.
  • 5Dally W J,Towles B.Principles and practices of interconnection networks[M].San Francisco:Morgan Kaufmann Publishers,2004:1-2.
  • 6Zhang L,Han Y H,Xu Q,et al.Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology[C]//Proceedings of Design,Automation and Test in Europe Conference & Exhibition.Los Alamitos:IEEE Computer Society Press,2008:891-896.
  • 7Zhang L,Han Y H,Li H W.Fault tolerance mechanism in chip many-core processors[J].Journal of Tsinghua Science and Technology,2007,12(Suppl1):169-174.
  • 8Burger D,Goodman J R.Billion-transistor architectures:there and back again[J].Computer,2004,37(3):22-28.
  • 9Chalasani S,Boppana R V.Fault-tolerance with multimodule routers[C]//Proceedings of the 2nd International Symposium on High-Performance Computer Architecture.Los Alamitos:IEEE Computer Society Press,1996:201-210.
  • 10Linder D H,Harden J C.An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes[J].IEEE Transactions on Computers,1991,40(1):2-12.

共引文献51

同被引文献16

引证文献2

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部