期刊文献+

一种邻节点状态感知的NoC可重构容错路由 被引量:5

A Reconfigurable Fault-tolerance Routing Algorithm of NoC Based on the Awareness of Status-on-neighbor
在线阅读 下载PDF
导出
摘要 芯片特征尺寸的减小导致NoC的故障发生率越来越高.针对传统NoC容错算法中容错路由路径过长的问题,提出了一种可重构容错路由算法.该算法基于扩展的细粒度功能故障模型,对邻节点的故障情况及时掌握,并结合新的路由端口优先级策略和奇偶转向模型,实现了数据包的无死锁最优化容错路由.实验表明,该算法的路由路径更接近于最短路由路径,同时以增加较少的硬件开销为代价,获得了更优的容错性能,并具有更低的延迟和更高的吞吐量. NoC is more prone to faults with the shrinking of chip feature size, and previous algorithms on fault-tolerance result in a long route path. This paper proposes a reconfigurable fault-tolerant routing algorithm. This algorithm is based on an extended func- tional fault model and aware of the fault status in the neighbor switch. Combined with the Odd-Even turn model and new priority strategy of router ports, packets are routed optimally. Results obtained show that the algorithm has a shorter route path, and performs better in fault-tolerance with the lower delay and higher throughput, at the expense of a little increased area.
出处 《小型微型计算机系统》 CSCD 北大核心 2013年第6期1365-1370,共6页 Journal of Chinese Computer Systems
基金 国家"八六三"高技术研究发展计划项目(2009AA012201)资助 上海市科委重大科技攻关项目(08dz501600)资助
关键词 片上网络 容错 功能故障模型 优先级 细粒度 奇偶转向模型 邻节点状态感知 network on chip fault-tolerance functional fault model priority finely granularity Odd-Even tam model neighbor aware
  • 相关文献

参考文献3

二级参考文献35

  • 1张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 2Kurose J F,Ross K W.Computer networking:A top-down approach featuring the Internet[M].[S.l.]:Higher Education Press,Pearson Education, 2001.
  • 3Pande P P,Grecu C,Jones M,et al.Performance evaluation and design trade-offs for network-on-chip interconnect architectures[J]. IEEE Transactions on Computers,2005,54(8).
  • 4Rabaey J M, Chandrakasan A,Nikolic B.Digitial integrated circuits: A design perspective[M].2nd ed.[S.l.]:Pearson Education Asia Limited and Tsinghua University Press,2004.
  • 5Wu Ning,Ge Fen,Wang Qi.Simulation and performance analysis of network on chip architectures using OPNET[C]//IEEE,2007.
  • 6The ns Manual:A collaboration between researchers at UC Berkeley, LBL, USC/ISI ,.and Xerox PARC[Z].2007-10-31.
  • 7骆祖莹.芯片功耗与工艺参数变化:下一代集成电路设计的两大挑战[J].计算机学报,2007,30(7):1054-1063. 被引量:17
  • 8Kumar R,Farkas K I,Jouppi N P,et al.Single-ISA heterogeneous multi-core architectures:the potential for processor power reduction[C]//Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture.Los Alamitos:IEEE Computer Society Press,2003:81-92.
  • 9Dally W J,Towles B.Principles and practices of interconnection networks[M].San Francisco:Morgan Kaufmann Publishers,2004:1-2.
  • 10Zhang L,Han Y H,Xu Q,et al.Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology[C]//Proceedings of Design,Automation and Test in Europe Conference & Exhibition.Los Alamitos:IEEE Computer Society Press,2008:891-896.

共引文献27

同被引文献53

引证文献5

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部