期刊文献+

RS(256,252)译码过程中的乘法器和除法器 被引量:1

Multiplier and Divider for RS(256,252)
在线阅读 下载PDF
导出
摘要 详细介绍了在设计 RS( 2 5 6,2 5 2 )译码器过程中所用的乘法器和除法器 ,两种器件具有规则的结构 ,有利于用 VLSI硬件电路来实现。 This paper describes in detail how to design the multiplier and divider during the course of implementing RS(256,252)decoder . These two components have regular structure and can be easily realized on VLSI chips.
作者 杜平周
出处 《电子工程师》 2002年第2期53-55,共3页 Electronic Engineer
基金 国家 92 1工程基金资助项目
关键词 乘法器 除法器 RS码 译码过程 finite field , multiplier, divider, dual basis, normal basis, very large scale integration
  • 相关文献

参考文献9

  • 1[1]M.S.Hodgart. Efficient Coding and Error Monitoring for Spacecraft Digital Memory. Int.J.Electronics,1992,Vol.73,No.1:1-36
  • 2[2]Charles C.Wang, T.K.Truong. VLSI Architectures for Computing Multiplications and Inverses in GF(2m). IEEE Transactions on Computers, Vol. C-34,No.8 August 1985
  • 3[3]Chin-Liang Wang and Jung-Lung Lin. Systolic Array Implementation of Multipliers for Finite Fields GF(2m). IEEE Transactions on Circuits and System, Vol.38,No.7,July 1991
  • 4[4]P.A. Scptt, S.E.Tavares and L.E. Peppard. A Fast VLSI Multiplier for GF(2m). IEEE J.Selected Areas in Communications,Vol.SAC-4,pp.62-66,JAN.1986
  • 5[5]W. W. Peterson and E.J.Weldon,Jr.. Error-Correct-ing Codes. Cambridge,MA:MIT Press,1972
  • 6[6]F.J. MacWilliams and N.J.A. Sloane. The Theory of Error-Correcting Codes. New York: North-Holland,1977
  • 7[7]S. T. J. FENN, M.Benaissa and D.Taylor. Improved Algorithm for Division over GF(2m). Electronics Letters, 4th March 1993 Vol.29 No.5
  • 8[8]M.A.Hasan,V.K.Bhargava. Division and Bit-SerialMultiplication over GF(qm). IEE Proceedings-e,Vol.139,No.3,May 1992
  • 9[9]Gui-Liang Feng. A VLSI Architecture for Fast Inver-sion in GF(2m).IEEE Transactions on Computers. Vol 38, No.10,Octorber 1989

同被引文献8

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部