期刊文献+

面向甚大规模集成电路的时延驱动布局方法 被引量:1

Timing-Driven Placement Algorithm for Very Large Integrated Circuits
在线阅读 下载PDF
导出
摘要 本文针对甚大规模集成电路的时延驱动布局问题提出了一个新的解决途径 ,其策略是将结群技术应用于二次规划布局过程中 .结群的作用是可大幅度地降低布局部件的数量 .本文设计了一个高效的结群算法CARGO ,其优点是具有全局最优性并且运行速度很快 .采用了一个基于路径的时延驱动二次规划布局算法对结群后的电路完成布局过程 .由于二次规划布局算法能够在很短时间内寻找到全局最优解 ,故本文的算法更有希望彻底解决甚大规模电路的布局问题 .在一组MCMC标准测试电路上对算法进行了测试 。 A novel approach for timing-driven placement of very large integrated circuits is presented. Our strategy is to apply clustering technique to a quadratic placement procedure. By clustering, the number of components for placement is reduced considerably. We design al high-efficiency clustering algorithm, named CARGO, which has global optimality and runs very fast. We use a path based timing-driven quadratic placement algorithm to complete the placement of the condensed circuit. Because quadratic placement algorithm can mathematically find global optima in very short time, our new approach might be more promising for solving the problem thoroughly. We test our algorithm on a set of MCNC circuits and obtain satisfactory results.
出处 《电子学报》 EI CAS CSCD 北大核心 2001年第8期1018-1022,共5页 Acta Electronica Sinica
基金 国家自然科学基金 (No 697760 2 7) 973国家关键项目 (No G1 9980 30 4 1 1 )
关键词 结群 二次规划 时延驱动 布局 甚大规模集成电路 Algorithms Global optimization Quadratic programming VLSI circuits
  • 相关文献

参考文献5

  • 1Bo Yao,Proc WCCICDA2000,2000年,311,315页
  • 2Hong X L,Proc 5th Int Conf Solid State and Integrated Crcuit Technology,1998年,497页
  • 3Sun W J,IEEE Trans CAD,1995年,14卷,3期,7349页
  • 4Tsay Y W,IEEE Trans CAD,1995年,14卷,3期,393页
  • 5Kernighan B W,Bell Syst Tech J,1970年,291页

同被引文献9

  • 1Alpert C J,Mehta D P,Sapatnekar S S. Handbook of Algorithms for Physical Design Automation[M].Boston:Auerbach Publications,2007.
  • 2Kong T. A novel net weighting algorithm for timing-driven placement[A].San Jose,California,USA:ACM,2002.172-176.
  • 3Hou W,Hong X,Wu W,Cai Y. A path-based timing-driven quadratic placement algorithm[A].Kitakyushu,Japan:ACM,2003.745-748.
  • 4Luo T,Newmark D,Pan D Z. A new LP based incremental timing driven placement for high performance designs[A].San Francisco,California,USA:ACM,2006.1115-1120.
  • 5Marquardt A,Betz V,Rose J. Timing-driven placement for FPGAs[A].Monterey,CA,USA:ACM,2000.203-213.
  • 6Kahng A B. Implementation and extensibility of an analytic placer[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(05):734-747.doi:10.1109/TCAD.2005.846366.
  • 7Halpin B,Chen C Y R,Sehgal N. A sensitivity based placer for standard cells[A].Chicago,Illinois,USA:ACM,2000.193-196.
  • 8Ren H,Pan D Z,Kung D. Sensitivity guided net weighting for placement driven synthesis[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(05):711-721.
  • 9Viswanathan N,Chu C C-N. FastPlace:Efficient analytical placement using cell shifting,iterative local refinement,and a hybrid net model[J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2005,(05):722-733.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部