期刊文献+

基于多级交换网络的高性能路由器设计分析

在线阅读 下载PDF
导出
摘要 本文主张结合最终演算结果进行科学调试与分析,涉及DMR算法创新适应形势已经足够明显,并且比较符合随机路由算法性能调节需求,整体具备长远应用的存在价值。
作者 张杰 卢秋实
出处 《中国新通信》 2014年第14期120-120,共1页 China New Telecommunications
  • 相关文献

参考文献4

二级参考文献44

  • 1吕军,李星.基于自适应滤波理论的网络流量线性预测[J].计算机工程,2006,32(7):10-13. 被引量:3
  • 2McKeown N. Memory for High Performance Internet Routers, Presentation to Micron. 2003. http://tiny-tera.stanford.edu/-nickm/ talks/Micron Feb 2003.ppt.
  • 3Iyer S, McKeown NW. Analysis of the parallel packet switch architecture. IEEE/ACM Trans. on Networking, 2003,11(2):314-324.
  • 4Aslam A, Christensen K J. A parallel packet switch with multiplexors containing virtual input queues. Computer Communications, 2004,27:1248-1263.
  • 5Cuppu V, Jacob B, Davis B. A performance comparison of contemporary DRAM architectures. In: Proc. of the 26th Int'l Symp. on Computer Architecture (ISCA'99). 1999. 222-233. http://www.ece.umd.edu/-blj/papers/isca99.pdf.
  • 6http://www.rambus.com.
  • 7Iyer S, Kompella R, McKeown N. Analysis of a memory architecture for fast packet buffers. In: Proc. of the IEEE Workshop on High Performance Switching and Routing. 2001. 368-373. http://klamath.stanford.edu/-nickm/papers/mmahpsr01.pdf.
  • 8Bianco A, Giaccone P, Leonardi E, Neff F. A framework for differential frame-based matching algorithms in input-queued switches. In: Proc. of the IEEE INFOCOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 2004. 1147-1157.
  • 9Oki E, Rojas-Cessa R, Chao H J. A pipeline-based maximal-sized matching scheme for high-speed Input-buffered switches. IEICE Trans. on Communications, 2002,E85-B(7):1302-1311.
  • 10Chang CS, Lee DS, Jou YS. Load balanced Birkhoff-von Neumann switches part I: One-Stage buffering. Computer Communications, 2002,25(6):611-622.

共引文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部