期刊文献+

基于Internet雷达终端网仿真模型

Internet-based Simulation Model for Radar Terminal Network
在线阅读 下载PDF
导出
摘要 雷达信息传输是在计算机网络的基础上,利用数据通信技术、计算机技术,网络技术构造一个覆盖设定区域的雷达终端网。雷达终端网仿真模型是把每一台雷达终端都设定一个唯一的产品电子码,叫做EPC(Electronic Product Code),通常EPC码被存入硅芯片做成的电子标签内,附在被标识产品上,被计算机信息处理软件识别、传递、查询。RFID即射频识别,是一种非接触式的自动识别技术,识别工作无须人工干预,它通过射频信号自动识别目标对象并获取相关数据,电子标签与雷达终端编码EPC融合在互联网中得到技术拓展应用,为用户提供方便、快捷的优质服务。 The radar information transmission in computer networks based on the use of data communications technology,computer technology,network technology to construct a covered area of the radar set terminal network.Terminal radar network simulation model is to have each set of radar terminal a unique electronic product code,called the EPC(Electronic Product Code),EPC codes are usually made of silicon chips into electronic tag attached to being identified products,identification by computer software,information processing,transfer,check.RFID or radio frequency identification,is a non-contact automatic identification technology,identification of work without human intervention,through its radio frequency signal automatic target recognition and access to relevant data,the electronic tags and EPC codes radar terminal fusion technology development in the application of the Internet by to provide users with convenient,efficient services.
出处 《中国新通信》 2010年第7期58-61,共4页 China New Telecommunications
关键词 雷达终端 终端网仿真模型 信息传输 用户服务 radar terminal terminal network simulation model information transmission users server
  • 相关文献

参考文献6

二级参考文献20

  • 1McKeown N. Memory for High Performance Internet Routers, Presentation to Micron. 2003. http://tiny-tera.stanford.edu/-nickm/ talks/Micron Feb 2003.ppt.
  • 2Iyer S, McKeown NW. Analysis of the parallel packet switch architecture. IEEE/ACM Trans. on Networking, 2003,11(2):314-324.
  • 3Aslam A, Christensen K J. A parallel packet switch with multiplexors containing virtual input queues. Computer Communications, 2004,27:1248-1263.
  • 4Cuppu V, Jacob B, Davis B. A performance comparison of contemporary DRAM architectures. In: Proc. of the 26th Int'l Symp. on Computer Architecture (ISCA'99). 1999. 222-233. http://www.ece.umd.edu/-blj/papers/isca99.pdf.
  • 5http://www.rambus.com.
  • 6Iyer S, Kompella R, McKeown N. Analysis of a memory architecture for fast packet buffers. In: Proc. of the IEEE Workshop on High Performance Switching and Routing. 2001. 368-373. http://klamath.stanford.edu/-nickm/papers/mmahpsr01.pdf.
  • 7Bianco A, Giaccone P, Leonardi E, Neff F. A framework for differential frame-based matching algorithms in input-queued switches. In: Proc. of the IEEE INFOCOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 2004. 1147-1157.
  • 8Oki E, Rojas-Cessa R, Chao H J. A pipeline-based maximal-sized matching scheme for high-speed Input-buffered switches. IEICE Trans. on Communications, 2002,E85-B(7):1302-1311.
  • 9Chang CS, Lee DS, Jou YS. Load balanced Birkhoff-von Neumann switches part I: One-Stage buffering. Computer Communications, 2002,25(6):611-622.
  • 10Chiussi F, Khotimsky D, Krishnan S. Generalized inverse multiplexing of switched ATM connections. In: Proc. of the IEEE GLOBECOM. Piscataway: Institute of Electrical and Electronics Engineers Inc., 1998.3134-3140.

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部