期刊文献+

一种全CMOS低功耗基准电压源的设计 被引量:3

A design of full CMOS low power voltage reference source
在线阅读 下载PDF
导出
摘要 基于MOSFET亚阈值的特性,通过两个MOSFET阈值电压差与热电压VT相互补偿的原理,提出了一种全CMOS基准电压源电路。与传统带隙基准电路相比,该电路采用全CMOS器件,无需电阻和传统分立电容,具有电路结构简单、功耗低、温度系数小和面积小的特点。通过对电路的理论分析,采用SMIC 0.18μm CMOS工艺模型,利用Cadence工具对电路进行仿真验证,在电源电压为1.8 V的条件下,输出电压为364.3 mV(T=27℃),温度系数为6.7 ppm/℃(-40℃^+125℃),电源抑制比达到-68 dB@10 kHz,功耗为1.3μW。 Based on the characteristics of MOSFET at subthreshold region, this paper proposes a full CMOS voltage refe rence source circuit with the mutual compensation principle between two MOSFET threshold voltage difference and thermal voltage. Compared with the traditional bandgap voltage, the proposed circuit is fully composed of CMOS devices without resistance and tradi tional capacity, which has features of simple circuit, low power, small temperature coefficient and small chip area. Through the theo retical analysis of the circuit and Cadence simulation with SMIC 0.18 μm process,under the condition of the power supply voltage of 1.8 V,the output reference voltage is 364.3 mV (T=27 ℃) and temperature coefficient is 6.7 ppm/℃(-40 ℃-+125 ℃), while PSRR can reach -68 dB@10 kHz and the power dissipation is 1.3 μW.
出处 《电子技术应用》 北大核心 2014年第5期42-44,48,共4页 Application of Electronic Technique
关键词 全CMOS 低功耗 基准电压源 full CMOS low power voltage reference source
  • 相关文献

参考文献10

  • 1池保勇.模拟集成电路设计[M].北京:清华大学出版社,2009.
  • 2阳云霄,张国俊.一种二阶补偿带隙基准设计[J].电子技术应用,2013,39(7):41-43. 被引量:1
  • 3朱龙飞,莫太山,叶甜春.高电源抑制比低温漂带隙基准源设计[J].电子技术应用,2013,39(5):35-37. 被引量:3
  • 4Shu Jun,Cai Min.A low supply dependence fully-MOSFET voltage reference for low voltage and low power[C].Pro- ceeding of IEEE Asia Pacific Conference on Circuits and Systems, Guangzhou, 2008 : 442-445.
  • 5Zhou Zekun,Zhu Peisheng, Shi Yue, et al.A CMOS voltage reference based on mutual compensation of Vtn and Vtp[J]IEEE Trans.-Cir.Syst. 11 : ExPress Briefs, 2012,59(16) : 341-345.
  • 6孙宇,肖立伊.一种新型的CMOS亚阈值低功耗基准电压源[J].微电子学与计算机,2012,29(6):51-56. 被引量:4
  • 7Zhou Zekun,Zhu Peisheng A resistorless CMOS voltage reference based on mutual vompensation of VT and VTH[J].IEEE Trans .Cine,Syst Ⅱ:EExpress Briefs, 2013 , 60(9) : 582- 586.
  • 8宋文青,于奇,冯纯益,张军,朱波,郑杰.一种全MOS低温漂电压基准源的研究[J].微电子学,2013,43(2):210-212. 被引量:1
  • 9ANVESHA A,BAGHINI M S.A.sub-Ⅳ 32hA processohage and temperature[C],2013 26th International Confer- ence on VLSI Design :Concurrently vith the 12lh lnlerna- tional Conference on Embedded Svslenls Design, Pune, India 2013: 136-141.
  • 10魏延存,陈莹梅,胡正飞.模拟CMOS集成电路设计[M].北京:清华大学出版社,2010.

二级参考文献36

  • 1Kuijk K E. A precision reference voltage source[J]. IEEE J. Solid-State Circuits, 1973 (SC-8) : 222-226.
  • 2Xin Ming, Ma Ying-qian, Zhou Ze-kun, et al. A high precision compensated CMOS bandgap voltage refer- ence without resistors [J]. IEEE Transactions on Cir cuits and Systems Ⅱ: Express Briefs, 2010, 57 (1).. 767-771.
  • 3Giustolisi G, Palumbo G, Criscione M, et al. A low- voltage low-power voltage reference based on sub- threshold MOSFETs [J]. IEEE J. Solid-State Cir cuits, 2003, 38(1): 151-154.
  • 4Huang P H, Lin H, Lin Y T. A simple subthresholdCMOS voltage reference circuit with channel-length modulation compensation [J]. IEEE Trans. Circuits Syst.Ⅱ, Expr. Briefs, 2006,53(9).. 882-885.
  • 5Shihahudheen T, Suresh Babu V, IMiju M R. A low power sub 1V 3.5--ppm/C voltage reference featuring subthreshold MOSFETs [C]// Proceedings of 15th IEEE Imernational Conference on Electronics, Circuits and Systems, ICECS. Morocco, 2008: 442-445.
  • 6Di Naro G, Lombardo G, Paolino C, et al. A low- power fully mosfet voltage reference generator for 90 nm CMOS technology [C]// Proceedings of IEEE In- ternational Conference on Integrated Circuit Design and Technology. Italy: Padovo. 2006: 1-4.
  • 7Tomasz Borejko, Witold A Pleskacz. A resistorless voltage reference source for 90 nm CMOS technology with low sensitivity to process and temperature varia tions [C]// Proceedings of llth IEEE Workshop on Design and Diagnostics of Electronic Circuits and Sys- tems. 2008= 1-6.
  • 8Cheng M H, Wu Z W. Low power low voltage refer ence using peaking current mirror circuit [J]. Elec tron. Lett. , 2005,41(10) :572-573.
  • 9De Vita G, Iannaccone G. A sub-l-V, 10 ppm/C, nanopower voltage reference generator[J]. IEEE J. Solid-State Circuits, 2007, 42(7) : 1536-1542.
  • 10Vittoz E A, Fellrath J. CMOS analog integrated cir- cuits based on weak inversion operation [J]. IEEE J. Solid-State Circuits, 1977(SC-12): 224-231.

共引文献5

同被引文献30

引证文献3

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部