期刊文献+

用NS2评估片上网络体系结构的性能 被引量:4

Performance evaluation of NoC architectures using NS2
在线阅读 下载PDF
导出
摘要 随着SoC复杂度的不断提高,总线互连结构面临着越来越严峻的挑战,因此,以网络互连为特点的NoC应运而生。分析了影响NoC性能的几项重要指标,并用网络仿真软件NS2对几种常用拓扑结构的几项性能参数进行了评估,得出了在进行NoC设计时的指导性结论:结合具体的设计,对传输延迟、吞吐量、面积、功耗和可重用性等性能参数进行折衷考虑后选取合适的体系结构。 The challenge of interconnection architecture based on bus is more and more serious,with the increase of complexity of SoC.In such background,the NoC with the characteristic of network interconnection has emerged as the times required.The paper analyzes several important criterions of NoC performance.Several criterions of NoC topologies with NS2 (the network simulator) are evaluated.Finally,an instructive conclusion is drawn when design a NoC.Trade-offs with regard to several criterions of performance are explored,such as delay,throughput,area,power dissipation and re-usability in the NoC design and a proper architecture is choosen.
作者 杨智峰 田泽
出处 《计算机工程与应用》 CSCD 北大核心 2010年第18期74-76,79,共4页 Computer Engineering and Applications
基金 陕西省2007年度自然科学基金研究计划项目(No.2007F21)
关键词 片上网络(NoC) NS2网络模拟器 延迟 吞吐量 拓扑 Network on Chip(NoC) Network Simulator-Version 2(NS2) delay throughput topology
  • 相关文献

参考文献6

  • 1Kurose J F,Ross K W.Computer networking:A top-down approach featuring the Internet[M].[S.l.]:Higher Education Press,Pearson Education, 2001.
  • 2Pande P P,Grecu C,Jones M,et al.Performance evaluation and design trade-offs for network-on-chip interconnect architectures[J]. IEEE Transactions on Computers,2005,54(8).
  • 3Rabaey J M, Chandrakasan A,Nikolic B.Digitial integrated circuits: A design perspective[M].2nd ed.[S.l.]:Pearson Education Asia Limited and Tsinghua University Press,2004.
  • 4骆祖莹.芯片功耗与工艺参数变化:下一代集成电路设计的两大挑战[J].计算机学报,2007,30(7):1054-1063. 被引量:17
  • 5Wu Ning,Ge Fen,Wang Qi.Simulation and performance analysis of network on chip architectures using OPNET[C]//IEEE,2007.
  • 6The ns Manual:A collaboration between researchers at UC Berkeley, LBL, USC/ISI ,.and Xerox PARC[Z].2007-10-31.

二级参考文献5

共引文献16

同被引文献33

  • 1LUSALA A K,LEGAT J D.A hybrid router combining SDM-based circuit switching with packet switching for on-chip network[C]//Proc of International Conference on Reconfigurable Computing and FPGAs.[S.l.]:IEEE Press,2010:340-345.
  • 2DIEMER J,EMST R.Back suction:service guarantees for latency-sensitive on-chip networks[C]//Proc of the4th ACM/IEEE Interna-tional Symposium on Networks-on-Chip.[S.l.]:IEEE Press,2010:155-162.
  • 3WANG Ling,SONG Hui,WEN Dong-xin,et al.A degree priority routing algorithm for irregular Mesh topology NoC[C]//Proc of Inter-national Conference on Embedded Software and Systems.[S.l.]:IEEE Press,2008:183-188.
  • 4YUNUS S A M J,MARSONO M N,IBRAHIM I.Modeling router hotspots on network-on-chip[C]//Proc of the13th International Con-ference on Advanced Communication Technology.[S.l.]:IEEE Press,2011:896-900.
  • 5HORCHANI M,ATRI M,TOURKI R.Design of a NoC-router gua ranteeing QoS based on virtual channels reservation[C]//Proc of In-ternational Conference on Signals,Circuits and Systems.[S.l.]:IEEE Press,2008:1-6.
  • 6DALLY J,TOWLESS B.Principles and practices of interconnection network[M].[S.l.]:Morgan Kaufmann Publishers,2003.
  • 7TERRY T Y.On-chip multiprocessor communication network design and analysis[D].Standford:Standford University,2005.
  • 8A simulator for NoC interconnect routing and application modeling[EB/OL].(2007-01-10)[2011-05-29].http://nirgam.ecc.soton.ac.uk/2007/01/NIRGAM.
  • 9朱晓静,胡伟武,马可,章隆兵.Xmesh:一个mesh-like片上网络拓扑结构[J].软件学报,2007,18(9):2194-2204. 被引量:17
  • 10AGARWAL A, ISKANDER C, SHANKAR R. Survey of network on chio( NoC ) architectures & contributions~ J1. Enaineerina. Comou-.

引证文献4

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部