期刊文献+

面向ASIC实现的CPA研究平台及其应用

Design and application of CPA research platform for ASIC
在线阅读 下载PDF
导出
摘要 差分功耗分析(DPA)是一种非侵入式边信道攻击技术,对各种密码芯片的安全构成了极大威胁。为了能够快速地评估密码算法ASIC实现方式的算法级抗功耗分析攻击措施的实际效果,将门级功耗分析方法应用于功耗分析攻击评估技术中,搭建了基于PrimeTimePX和MATLAB的相关性功耗分析(CPA)研究平台。该平台具有较强的通用性,只需修改算法攻击功耗模型部分,即可快速完成对不同密码算法ASIC实现中算法级防护措施的评估。作为应用,利用该平台分别对普通AES算法实现和基于Threshold技术的AES算法实现进行了相关性攻击实验,证明了该平台的有效性和便捷性。 Differential Power Analysis (DPA), a technology of non-invasive side-channel attack, has posed a serious threat for the safety of cipher integrated circuits. In order to evaluate the effectiveness of power analysis attack countermeasure conveniently, following the gate-level power analysis method, a Correlation Power Analysis (CPA) research platform based on PrimeTime PX and MATLAB is built. The auxiliary platform has a strong universality, and only by reworking cipher-specific power model, the algorithm level countermeasures for different ciphers can be evaluated easily. As an application, standard AES algorithm and the improved AES algorithm with threshold countermeasure method is attacked, showing the platform effectiveness.
出处 《计算机工程与应用》 CSCD 2013年第7期55-59,共5页 Computer Engineering and Applications
基金 国家自然科学基金(No.60973162)
关键词 差分功耗分析(DPA) 相关性功耗分析(CPA) 研究平台 PrimeTime PX AES算法 Differential Power Analysis (DPA) Correlation Power Analysis(CPA) research platform PrimeTime PX AES algorithm
  • 相关文献

参考文献10

  • 1Kochet P, Jaffe J, Jun B.Differential power analysis[C]// Advances in Cryptology ( CRYPTO ' 99) .Berlin: Springer-V~rlag, 1999, 1666:388-397.
  • 2Liu P C,Chang H C,Lee C Y.A low overhead DPA coun- termeasure circuit based on ring oscillators[J].IEEE Transac- tions on Circuits and Systems-II,2010,57(7):547-550,.
  • 3Akkar M,Giraud C.An implementation of DES and AES, secure against some attacks[C]//Proceedings of Cryptographic Hardware and Embedded Systems, Paris, France, May 14-16. Berlin: Springer-Verlag, 2001,2162: 309-318.
  • 4Rivain M, Prouff E.Provably secure higher-order masking of AES[C]//Proceedings of Cryptographic Hardware and Embedded Systems, Santa Barbara, USA, August 17-20.Berlin: Springer-Verlag, 2010,6225 : 413-427.
  • 5Mangard S, Oswald E, Popp T.Power analysis attacks: revealing the secrets of smart cards[M].Berlin: Springer-Verlag, 2007: 173-175.
  • 6Krieg A, Baehmann B,Grinschgl J, et al.Accelerating early design phase differential power analysis using power emula- tion techniques[C]//Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust, San Francisco, California, USA, June 5-6,2011 : 81-86.
  • 7褚杰,赵强,丁国良.基于虚拟仪器的差分功耗分析攻击平台[J].电子测量与仪器学报,2008,22(5):123-126. 被引量:4
  • 8刘鸣,陈弘毅,白国强.功耗分析研究平台及其应用[J].微电子学与计算机,2005,22(7):134-138. 被引量:16
  • 9Nikova S, Rijmen V, Schlaffer M, Secure hardware imple- mentations of non-linear functions in the presence of glitches[C]//Proceedings of International Conference on Information Security and Cryptology, Seoul, Korea, December 3-5.Berlin: Springer-Verlag, 2008,5461 ; 218-234.
  • 10Poschmann A, Moradi A, Khoo K,Side-channel resistant crypto for less than 2300 GE[J].Journal of Cryptology, 2011,24(2) :322-345.

二级参考文献14

  • 1韩军,曾晓洋,汤庭鳌.DES密码电路的抗差分功耗分析设计[J].Journal of Semiconductors,2005,26(8):1646-1652. 被引量:11
  • 2L T Mc Daniel. An Investigation of Differential Power Analysis Attacks on FPGA-based Encryption Systems.Master Thesis, Virginia Polytechnic Institute and State University, 2003, 29.
  • 3S B Ors, F Gurkaynak, E Oswald, B Preneel, Power-Analysis Attacks on an FPGA - First Experimental Results. CD. Walter et al. (Eds.): Cryptographic Hardware and Embedded Systems - CHES 2003, LNCS 2779,2003, 35-50.
  • 4S B Ors, F Gurkaynak, E Oswald B. Preneel Power-Analysis Attack on an ASIC AES implementation, in the proceedings of ITCC 2004, Las Vegas, 2004: 5-7.
  • 5P Kocher, J Jaffe, B Jun. Differential Power Analysis and Related Attacks. Technical Report,Cryptography Research Inc., 1998. Available from http://www.cryptography.com/dpa/technicla/index.
  • 6J S Coron, P Kocher, D Naccache. Stattics and Secret Leakage. In Finiancial Cryptography'00,2000.
  • 7C Clavier, J S Coron, N Dabbous. Differential Power Analysis in the Presence of Hardware Countermeasures. In C.K. Koc and C. Paar,editors,Cryptographic Hardware and Embedded Systems - CHES 2000,volume 1965 of LNCS, Springle-Verlag, August 2000, 252-263.
  • 8E Brier, C Clavier, F Oliver. Optimal Statistical Power Analysis. IACR e-print archive 2003, 152.
  • 9Menezes A, Oorschot P C, Vanstone S A.应用密码学手册[M].胡磊,王鹏,译,北京:电子工业出版社,2005:508-514.
  • 10KOCHER P, JAFFE J, JUN B. Differential power analysis [ C ]. Proceeding of the Advances in Cryptology ( CRYPTO' 99), 1999 : 388 - 397.

共引文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部