期刊文献+

基于预充电和双采样技术的S/H电荷共享消除技术

Modeling and Optimization of the Charge Sharing Effect of Switched-capacitor S/H Circuit
在线阅读 下载PDF
导出
摘要 针对开关电容采样/保持(S/H)电路中由负载电容记忆效应引起的电荷共享问题进行了建模.电荷共享效应会导致运放建立幅度增加,根据所推导的运放建立总公式,得出建立幅度增加会增大对运放功耗和带宽要求,或者降低建立速度.为改善该现象,基于预充电思想和双采样技术提出了一种优化方案,能在保持原S/H电路速度不变时,消除电荷共享效应对运放功耗和带宽的额外要求.仿真实现的12位100Msps双采样/保持电路证明了其有效性. Charge sharing phenomenon due to load capacitance's memory effect in switched--capacitor sample--and--hold(S/H) circuit is modeled, which gives it may cause the opamp settling amplitude increasing. According to the total equation derived from the settling behavior of opamp, the increased amplitude may further cause more power, larger bandwidth or lower speed. For improving this phenomenon, an optimizing methodology is proposed based on pre--discharge theory and double sampling technology, which can eliminate the extra requirement of power and bandwidth without reducing the initial speed of S/H circuit. A 12bit, 100Msps double S/H circuit achieved by simulation proves the availability of this method.
出处 《微电子学与计算机》 CSCD 北大核心 2013年第3期16-19,共4页 Microelectronics & Computer
基金 国家教育博士点基金(200806141100)
关键词 开关电容 采样 保持 记忆效应 电荷共享 预充电 switched-capacitor sample-and-hold memory effect charge sharing pre-charge
  • 相关文献

参考文献6

  • 1Santosh Devasia. Design of feedforward Input for out put--settling control with dual--stage actuators [J]. IEEE Transactions on Mechatronics, 2007, 12 (6) 670--679.
  • 2Andrea Pugliese, Franceseo Antonio Amoroso, Grego- rio Cappuccino, et al. Settling time optimization for three--stage CMOS amplifier topologies [J]. IEEE Transactions on Circuits and Systems--I: Regular Pa- pers, 2009, 56(12): 2569--2582.
  • 3Shirazi A N, Mirhaj S A, Ashtiani S J, et al. Lineari- ty improvement of open-- loop NMOS source-- follo- wer sample and hold circuits [J]. IET Circuits Devices Syst. , 2011, 5(1): 1--7.
  • 4Charles T Peach, Un Ku Moon, David J Allstot. An 11. lmW 42MS/s 10b ADC with two--step settling in 0. 18μm CMOS [J]. IEEE Journal of Solid--State Cir- cuits, 2010, 45(2): 391--400.
  • 5Yu W, Temes G C. Power--up calibration techniques for double--sampling ∑ modulators [J]. Electronics Letters, 2009, 45(19):15--16.
  • 6Yu Z, Pertijs M A P, Meijer G C. Ultrasound beam- former using pipeline--operated S/H delay stages and charge--mode summation [J]. Electronics Letters, 2011, 47(18): 46--47.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部