期刊文献+

实时高清多媒体监控系统的安全实现 被引量:1

Security mechanisms for real-time high-definition multimedia surveillance system
在线阅读 下载PDF
导出
摘要 超长指令字(VLIW)架构数字信号处理器(DSP)具有强大的处理能力,在该DSP处理器上一方面通过增加专用指令,另一方面通过改进算法,达到了硬件软件全面加速,实现了密码芯片,满足了高清多媒体监控系统的实时加解密和认证等需求。该密码处理芯片首次实现符合安全防范监控数字音视频编码技术标准的可伸缩音视频编码(SVAC[1])码流的安全认证处理,并增加了与音/视频芯片之间的接口,接收音/视频编码流,进行加解密等。密码处理芯片与音/视频芯片共同组成了高清多媒体监控系统。大量的软件和FPGA评估验证保证了数据安全认证的实时性、安全性、正确性。 Very long instruction word architecture digital signal processor (DSP) has a powerful processing ability. By adding special instructions and improving the software architecture on the processor, we realize the cryption chip, meet the real-time en- cryption and decryption and certification requirements for high-definition multimedia surveillance system. The EDSP is the first time to meet the needs of processing the scalable audio and video coding stream which complies with the security monitoring digi- tal audio and video coding technology standards. By realizing the interface between audio/video chip, EDSP receives the audio/ video encoding stream. The three chips together form the high-definition multimedia surveillance system. A lot of software and FPGA evaluation validations ensure the data timely secure and accuracy.
出处 《计算机工程与设计》 CSCD 北大核心 2013年第1期42-48,共7页 Computer Engineering and Design
关键词 超长指令字 数字信号处理器 实时处理 可伸缩音视频编码 监控系统 very long instruction word encryption chip real-time scalable surveillance
  • 相关文献

参考文献1

二级参考文献11

  • 1B. Ramakrishna Rau,Joseph A. Fisher.Instruction-level parallel processing: History, overview, and perspective[J].The Journal of Supercomputing (-).1993(1-2)
  • 2Rixner Scott,Dally William J,Brucek Khailany,et al.Register organization for media processing[].Sixth In-ternational Symposium on High-Performance Computer Architecture.2000
  • 3Zhou Zhixong,He Hu,Sun Yihe,et al.A 2-dimension force-directed scheduling algorithm for register-file-con-nectivity VLIW architecture[].Proceedings of th IEEE Conference on Application-Specific SystemArchitecture and Processor.2007
  • 4Yuan Xie,Wolf W,Lekatsas H.Code compression for em-bedded VLIW processors using variable-to-fixed coding[].IEEE Transactions on Very Large Scale IntegrationSystems.2006
  • 5BDTI insight,analysis,and advice on signal processing technology. http://www.bdti.com/ . 2006
  • 6SC140 DSP core reference manual. http://www.freescale. com/ . 2005
  • 7TMS320C6000 CPU and instruction set reference guide. http://www.ti.com/ . 2005
  • 8.CEVA-X1641[]..2004
  • 9ABMA bus. http://www.abma.com . 2004
  • 10Stoodley M G,Lee C G.Software pipelining loops withconditional branches[].Proceedings of the th Annual IEEE/ACM International Symposium on Microarchitecture.1996

共引文献10

同被引文献13

引证文献1

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部