1[1]Lee T, Chuang W, Hajj I, et al. Circuit-level dictionaries of CMOS bridging faults[C]. In 12th IEEE VLSI Test Symp,CherryHill, NJ, 1994. 386-389
2[2]Henry C, Janusz R. A method of fault analysis for test generation and fault diagnosis[J]. IEEE TRANSACTION on Computer-Aided Design, 1988, 7(7): 813-833
3[3]Thadikaran P, Chakravarty S. Fast algorithms for computing Iddq tests for combinational circuits[C]. In 9th International Conference on VLSI Design, Bangalore, India, 1996. 103-106
4[4]NIGH P, MALY W. Test generation for current testing[J]. IEEE Design and Test of Computer, 1990, 7(1): 26-38
5[5]Chakravarty S, Zachariah S T. STBM: a fast algorithm to simulate Iddq tests for leakage faults[J]. IEEE TRANSACTIONS ON Computer-aided Design of Integrated and Sustems, 2000, 19(5): 568-576
6[6]Chakravarty S, Liu M. Algorithms for Iddq measurement based diagnosis of bridging faults[J]. Journal of Electronic Testing: Theory and Applications, 1992, 3(4): 377-386
7[7]Anne E G, Maly W. Crrent signtures: application[C]. In International Test Conference, Washington D. C., 1997. 156-164
8[8]Chakravarty S, Liu Minsheng. Algorithms for current monitor based diagnosis of bridging and leakage faults[C]. In 29th ACM/IEEE DESIGN Automation Conference, Dallas Texas, 1992. 353-356
9[9]Aitken R C. A Comparison of defect models for fault location with Iddq measuremetns[C]. In International Test Conference, Baltimore, MD, USA, 1993. 1 051-1 059
10[10]Isern E, Figueras J. Iddq test and diagnosis of CMOS circuits[J]. IEEE Design and Test of Computer, 1995, 12(4):60-67
