摘要
设计的基于FPGA的高速实时数据采集系统,可控制6路模拟信号的采集和处理,FPGA中的6个FIFO对数据进行缓存,数据总线传给DSP进行实时处理和上传给上位机显示。程序部分是用Verilog HDL语言,并利用QuartusⅡ等EDA软件进行仿真,验证了设计功能的正确性。
A high speed real-time data acquisition system based on FPGA is designed.The process of system is that six original analog signals are collected and processed,and stored in the FIFOs memories in the FPGA,then shifted to the DSP for real-time processing through the data bus,finally uploaded to the host display.The procedure is programed with Verilog HDL language and simulated with QuartusⅡ and other EDA software in order to verify the correctness of the design.Satisfactory results have been obtained.
出处
《现代电子技术》
2012年第7期69-72,76,共5页
Modern Electronics Technique
