期刊文献+

三维片上网络中torus与mesh拓扑结构的性能评估 被引量:2

Performance evaluation of torus and mesh in 3D network-on-chip
原文传递
导出
摘要 由于三维集成电路是集成电路发展的一个主要趋势,片上网络已经被讨论用于解决大规模三维集成电路的互连问题。在三维片上网络中,拓扑结构的选择至关重要。该文通过数学分析和软件仿真,对片上网络的两种常见拓扑结构(torus结构和mesh结构)在三维片上网络中的通信性能(传输延时和吞吐量)和面积开销进行了评估。结果表明:在向片上网络中注入的数据包流量均匀分布的情况下,采用维序路由时,三维torus结构比三维mesh结构具有更优的吞吐量和延时性能,但需要更多的面积开销。 As three-dimensional integrated circuit(3D IC) is a chief tendency of integrated circuit,network-on-chip(NoC) is widely discussed to solve the interconnection problem of 3D IC.It is very important to choose a proper topology in 3D NoC.The paper evaluates the communication performance(transport latency and throughput) and area overhead of two kinds of conventional topological structures(torus and mesh) in NoC by mathematical analyses and software simulations.When the packets inject into NoC with the uniform distribution,using dimension-ordered routing,3D torus has better performances at throughput and transport latency than 3D mesh,but needs more area overhead.
出处 《清华大学学报(自然科学版)》 EI CAS CSCD 北大核心 2011年第12期1777-1781,共5页 Journal of Tsinghua University(Science and Technology)
基金 国家自然科学基金资助项目(90607009) 国家八六三高技术项目(2008AA01Z107) 国家九七三重点基础研究项目(2007CB310701)
关键词 三维片上网络 片上系统 拓扑结构 three-dimensional network-on-chip system-on-chip topological structure
  • 相关文献

参考文献12

  • 1ITRS.2008focus ITWG tables:System driver,design,test&test equipment,RF and AMS for wireless,and processintegration,devices,&structures(PIDS)[EB/OL].2008.http://www.itrs.net/.
  • 2Hemani A,Jantsch A,Kumar S,et al.Network on chip:anarchitecture for billion transistor era[C]//Proceedings of theIEEE NorChip Conference.2000:166-173.
  • 3Dally W J,Towles B.Route packets,not wires:On-chipinterconnection networks[C]//Proceedings of the 38thDesign Automation Conference(DAC).2001.
  • 4Benini L,Micheli G D.Networks on chips:a new SoCparadigm[J].IEEE Computer,2002,35(1):70-78.
  • 5Saleh R.An approach that will NoC your SoCs off![J].IEEE Design&Test of Computers,2005,22(5):488.
  • 6Pande P P,Grecu C,Jones M,et al.Performance evaluationand design trade-offs for network-on-chip interconnectarchitectures[J].IEEE Transactions on Computers,2005,54(8):1025-1040.
  • 7Gupta R.On-chip networks[J].IEEE Design&Test ofComputers,2005,22(5):393-393.
  • 8Knicherbocker J U,Andry P S,Dang B,et al.3Ddiliconintegration[C]//Electronic components and technologyconference.2008.
  • 9Pande P P,Jones M,Ivanov A,et al.Performanceevaluation and design trade-offs for network-on-chipinterconnect architectures[J].IEEE transactions oncomputers,2005,54(8):1025-1040.
  • 10Pavlidis V F,Friedman E G.3-D topologies for networks-on-chip[J].IEEE transaction on very large scale integrationsystems,2007,15(10):1081-1090.

同被引文献30

引证文献2

二级引证文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部