期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

高性能64位并行前缀加法器全定制设计 被引量：1

Full-custom design of high-performance 64-bit Parall-Prefix adder
原文传递
导出
摘要 基于64位基4的Kogge-Stone树算法原理,采用多米诺动态逻辑、时钟延迟多米诺和传输管逻辑等技术来设计和优化并行前缀加法器的结构,达到减少了加法器各级门的延迟时间目的.为实现版图面积小、性能好,采用启发式欧拉路径算法来确定块进位产生信号电路结构,采用多输出多米诺逻辑来优化块进位传播信号,采用6管传输管逻辑的半加器.该加法器全定制设计采用SMIC 0.18μm 1P4M CMOS工艺,版图面积为0.137 9mm2,在最坏情况下完成一次64位加法运算的时间为532.26 ps. A parall-prefix adder based on 64-bit radix-4 Kogge-Stone tree algorithm principle is proposed in this paper.The architecture is optimized using domino dynamic logic,clock delayed domino and transmission pipes logic,which reduces the gate delay of each stage in the adder dramatically.In order to achieve small layout area and good performance,heuristic Euler algorithm is adopted to determine the block carry generation signals circuit structure,multi-output domino logic is adopted to optimize the block carry propagate signals,and six transmission pipes logic is used to build a half-adder.Using SMIC 0.18 μm 1P4M CMOS process for layout design,the adder＇s area is 0.137 9mm2.In the worst case,the computation time is 532.26 ps.
作者 王仁平 何明华 魏榕山 陈传东 戴惠明
机构地区 福州大学物理与信息工程学院
出处 《福州大学学报（自然科学版）》 CAS CSCD 北大核心 2011年第6期862-867,共6页 Journal of Fuzhou University(Natural Science Edition)
基金 福建省科技重大专项基金资助项目(2009HZ010002) 福建省教育厅科研资助项目(JA09001) 福建省自然科学基金资助项目(2009J05143)
关键词 并行前缀加法器 基4点操作 多米诺逻辑 欧拉路径算法 parall-prefix adder radix-4 dot operation dynamic logic Euler algorithm stick figure
分类号 TN02 [电子电信—物理电子学]
  • 相关文献

参考文献10

  • 1Dozza D, Gaddoni M, Baeearani G. A 3.5ns, 64 bit carry - lookahead adder [ C ]//Proceedings of IEEE International Symposi- um on Circuit and Systems. 1996:297 -300.
  • 2Matthew S, Krishnamurthy R, Anders M, et al. Sub -500ps 64 - b ALUs in 0.18 mm SOI/Bulk CMOS: design and scaling trends [ J]. IEEE Journal of Solid - State Circuits, 2001, 36 ( 11 ) : 1 636 - 1 646.
  • 3孙旭光,毛志刚,来逢昌.改进结构的64位CMOS并行加法器设计与实现[J].Journal of Semiconductors,2003,24(2):203-208. 被引量：4
  • 4Mathew S, Anders M, Krishnamurthy R, etal. A 4GHz 130 nm address generation unit with 32b sparse - tree adder core [J]. IEEE Journal of Solid - State Circuits, 2003, 38 (5) : 689 - 695.
  • 5Mathew S K, Anders M A, Bloechel B, etal. A 4GHz 300mW 64b integer execution ALU with dual supply voltages in 90nm C MOS [ J ]. IEEE Journal of Solid - State Circuits, 2005, 40 ( 1 ) : 162 - 163.
  • 6Jin Zhan - peng, Shen Xu - bang, Bai Yong - qiang. A 64 - bit fast adder with 0.18 μm CMOS technology [ C]//Proceedings of IEEE International Symposium on Communications and Information Technologies. Beijing: [ s. n. ], 2005:1 167 -1 171.
  • 7王仁平,何明华,陈传东,戴惠明,黄扬国.64位超前进位对数加法器的设计与优化[J].半导体技术,2010,35(11):1116-1121. 被引量：3
  • 8Rabeay J M.数字集成电路一电路、系统与设计[M].周润德,译.北京:清华大学出版社,2008:171-431.
  • 9David A Hodges.数字集成电路分析与设计一深亚微米工艺[M].将安平,译.北京:清华大学出版社,2005:235-266.
  • 10吴金,应征.高速浮点乘法器设计[J].电路与系统学报,2005,10(6):6-11. 被引量：7

二级参考文献37

  • 1UEDAK,SUZUKI H,SUDA K,et al.A 64 bit carry look ahead adder using pass transistor BiCMOS gates[J].IEEE Journal of Solid State Circuits,1996,31(6):810-817.
  • 2DOZZA D,GADDONI M,BACCARANI G.A 3.5 ns,64 bit carry-lookahead adder[C] //Proceedings of IEEE International Symposium on Circuit and Systems.Island of Kos,Greece,1996:297-300.
  • 3MATTHEW S,KRISHNAMURTHY R,ANDERS M,et al.Sub-500 ps 64-b ALUs in 0.18 mm SOI/bulk CMOS:design and scaling trends[J].IEEE Journal of Solid State Circuits,2001,36(11):1636-1646.
  • 4MATHEW S,ANDERS M,KRISHNAMURTHY R,et al.A4 GHz 130 nm address generation unit with 32 b sparse-tree adder core[J].IEEE Journal of Solid State Circuits,2003,38(5):689-695.
  • 5MATHEW S K,ANDERS M A,BLOECHEL B,et al.A4 GHz 300 mW 64 b integer execution ALU with dual supply voltages in 90 nm CMOS[J].IEEE Journal of Solid State Circuits,2005,40(1):162-163.
  • 6JINZ P,SHEN X B,BAI Y Q.A 64 bit fast adder with0.18 μm CMOS technology[C] //Proceedings of IEEE International Symposium on Communications and Information Technologies.Beijing,China,2005:1167-1171.
  • 7RABEAY J M,CHANDRAKASAN A,NIKOLIC B.Digital integrated circuit-a design perspective[M].北京:清华大学出版社,2009:235-590.
  • 8HODGES D,JACKSON H,SALEH R.Analysis and design of digital integrated circuits-in deep submicron technology[M].北京:清华大学出版社,2004:268-383.
  • 9ANSI/IEEE Std. 754-1985. IEEE Standard for binary Floating-Point Arithmetic [S]. IEEE, Inc., New York, 1985.
  • 10O L MacSorely. High-Speed Arithmetic in Binary Computers [J]. Proc. IRE, 1961, 49: 67-91.

共引文献11

同被引文献8

  • 1Higinio M M, Jeronimo M P, Jos6 Luis S R. Partial product reduction by using look - up tables for M x N multiplier[ J ]. Inte- gration of VLSI Journal, 2008, 41 (4) : 557 -571.
  • 2Itoh N, Naem U Y, Makino H, et al. A 600 MHz 54 54 bit muhiplier with rectangular -styled Wallace tree [ J ]. IEEE Jour- nal of Solid-State Circuits, 2001, 36 (2): 249-257.
  • 3Cho K S, Park J O, Hong J S, et al. 54 54 -bit radix -4 multiplier based on modified booth algorithm[ C ]//Proceedings of the 13th ACM Great Lakes Symposium on VLSI . Washington: ACM, 2003 (4) : 233 -236.
  • 4Huang Y M, James B K. A high - speed conditional carry select(CCS) adder circuit with a successively incremented carry num- ber block structure for low- voltage VI.SI implementation [ J ]. IEEE Transaction on Circuits and Systems, 2000, 47 (10): 1 074 - 1 079.
  • 5Yeh W C, Jen C W. High - speed booth encoded parallel multiplier design [ J ]. IEEE Transaction on Computers, 2000, 49 (7) : 692 -701.
  • 6Rabeay J M, Chandrakasan A, Nikolic B. Digital integrated circuit- a design perspective [ M ].北京:清华大学出版社,2009:235-590.
  • 7Hodges D A, Jackson H G, Saleh R A. Analysis design of digital integrated circuits - in deep submicron technology [ M ].北京:清华大学出版社,2004:268-383.
  • 8李军强,李东生,李奕磊,周志增.32×32高速乘法器的设计与实现[J].微电子学与计算机,2009,26(12):23-26. 被引量：9

引证文献1

二级引证文献3

福州大学学报（自然科学版）
2011年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部