期刊文献+

基于电流控制模式的低压、高PSRR基准源

A Low Voltage High PSRR Reference Source Based on Regulated Current Mode Structure
在线阅读 下载PDF
导出
摘要 基于可调电流控制模式设计出一种低压、高电源抑制比的带隙基准电压源电路。采用电流控制模式和多反馈环路,提高电路的整体电源抑制比;通过电阻分压的方式,使电路达到低压,同时提供偏压,简化偏置电路。采用0.5μmCMOS N阱工艺,电路可在电源电压为1.5V时正常工作。使用Cadence Spectre进行仿真结果表明,低频时电源抑制比(PSRR)高达107dB。-10℃~125℃温度范围内,平均温度系数约7.17ppm/℃,功耗仅为0.525mW。此电路能有效地抑制制程变异。 A new bandgap voltage reference circuit with low voltage, high power supply rejection ratio (PSRR) based on a regulated current mode structure is presented. The proposed circuit utilizes a regulated current mode structure and some feedback loops to improve the overall PSRR. Using resistive subdivision reaches a low voltage and provides the bias voltage of transistors, simplified bias circuit. The circuit was designed with 0.5 μm complementary metal oxide semiconductor transistor (CMOS) N - well technology, which worked at 1.5V power voltage. Cadence Spectre simulation results show PSRR is 107dB at low frequencies, the temperature coefficient from - 10℃ to 125℃ temperature range is 7.17 ppm/℃and the power consumption is only 0. 525mW. This circuit shows robustness against process variation.
出处 《微处理机》 2011年第5期22-25,共4页 Microprocessors
基金 国家自然科学基金资助(61021061)
关键词 CMOS基准电压源 独立电流模式 低电压 高电源抑制比 CMOS voltage reference A regulated current mode structure Low voltage, High PSRR
  • 相关文献

参考文献7

  • 1S Mehrmanesh, M B Vahidar, S M Atarodi. A 1 - Volt, High PSRR, CMOS Bandgap Voltage Reference[ J ]. IEEE conference ISC AS ,2003 ( 1 ) :381 - 384.
  • 2K- M Tham, K Nagaraj. A Low Supply Voltage High PSRR Voltage Reference in CMOS Process [ J ]. IEEE Journal of Solid - State Circuits, 1995 ( 30 ) :31 - 35.
  • 3G Giustolisi, G Palumbo. Detailed Frequency Analysis of Power Supply Rejection in Brokaw Bandgap [ J ]. IEEE Intl. Syrup. Circ. and Syst. ,2001 ( 1 ) :731 -734.
  • 4Ka Nang Leung, Philip K. T. Mok. A Sub - 1 - v 15ppm/C CMOS Bandgap Voltage Reference without Requiring Low Threshold Voltage Device [ J ]. IEEE JOURNAL OF SOLID - STATE CIRCUITS, 2002 ( 37 ) : 526 - 530.
  • 5H Banba, H shiga, A Umezawa, T tanzawa, S atsumi, K sakui. A CMOS Bandgap Reference Circuit with Sub - 1- V Operation [ J ]. IEEE JOURNAL OF SOLID - STATE CIRCUITS, 1999 (34) : 670 - 674.
  • 6S F Ashrafi, S M Atarodi, M Chahardori. A New Low Voltage, High PSRR,CMOS Bandgap Voltage Reference[J]. IEEE International SOC Conference, 2008 ( 30 ) : 345 - 348.
  • 7毕查德·拉扎维.模拟CMOS集成电路设[M].陕西西安交通大学出版社,2002.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部