期刊文献+

基于任务流的混合信号SoC测试 被引量:9

Mixed-signal SoC test based on task flow
在线阅读 下载PDF
导出
摘要 为提高测试覆盖率,本文提出了基于任务流的混合信号SoC系统测试方法。根据SoC的设计要求可以抽取出所希望的操作集合,所有操作的不同组合可以形成若干基本任务,将不同的任务连接起来形成一个具体的SoC工作目标,这个不同任务的连续实现形成了任务流。针对一个混合信号SoC系统,通过分析其功能结构,建立了任务执行过程的DFG模型,并从中提取出对系统测试的三个任务和约束条件,据此设计出testbench及其测试程序。在Modelsim仿真工具下的结果显示,基于任务流的IP核测试方法对IP模块的覆盖率能够达到100%。 To reduce the testing cost of IP cores in SoC systems,a novel design method of the testbench based on task flow is proposed in this paper,which tries to improve the test coverage,differing from reducing test time and re-sources.The method is designed for applying to a mixed-signal SoC system.With functional model analysis,as an ex-ample,the system DFG model for a mixed signal SoC is derived.Following the design specification and DFG,three tasks and their constraints to the system test is extracted.Finally the testbench and test program are designed.The simulation results in Modelsim show that the functions coverage of the testbench based on task flow can reach 100% for IP modules.
出处 《电子测量与仪器学报》 CSCD 2010年第11期1024-1030,共7页 Journal of Electronic Measurement and Instrumentation
基金 北京市教委科技强教计划PHR(IHLB)项目资助
关键词 SOC IP核 DFG 任务流 测试平台 SoC IP core DFG task flow testbench
  • 相关文献

参考文献2

二级参考文献10

  • 1杜慧敏,曾泽沧,孟李林,韩俊刚,沈绪榜.建立SDH系列芯片验证平台[J].计算机辅助设计与图形学学报,2004,16(5):678-681. 被引量:5
  • 2葛青,陈光.PCI-1149.1边界扫描主控器的设计[J].电子测量与仪器学报,2006,20(4):69-72. 被引量:4
  • 3LEE H G, CHANG N, OGRAS U Y, et al. On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches [J]. ACM Transactions on Design Automation of Electronic Systems, 2007, 12(3): ART23.
  • 4WU Y J, MacDonald. Testing ASICs with multiple identical cores [J]. IEEE Trans. computer-aided design of integrated circuits and system, 2003, 22(3): 327-336.
  • 5GRECU C, PANDE P, WANG B SH, et al. Methodologies and algorithms for testing switch-based NoC interconnects [J]. Proceedings of the 2005 20^th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2005, 238-246.
  • 6ALEXANDRE M Amory, BRIAO E, COTA E, et al. A scalable test strategy for network-on-chip routers[J]. Proceedings of International Test Conference (ITC), 2005, 25(1): 51-59.
  • 7AKTOUF C. A complete strategy for testing an on-chip multiprocessor architecture [J]. IEEE Design & Test of Computers, 2002, 19 (1): 18-28.
  • 8UBAR R, RAIK J. Testing strategies for network on chip, in networks on chip. TENHUNEN H, JANTSCH A [M]. Kluwer Academic Publisher, 2003: 131-152.
  • 9李华伟.数字系统测试与可测性设计[M].机械工业出版社,2006:156-160.
  • 10BISWAS S, SUNIL R D, EMIL M E Space compactor design in vlsi circuits based on graph theoretic concepts [J]. IEEE Trans. Instrum. Meas., 2006, 55(4): 1106- 1118.

共引文献4

同被引文献75

引证文献9

二级引证文献27

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部