期刊文献+

支持多播路径传输的片上网络并行测试方法 被引量:4

Parallel testing method for NoC using multicast path
在线阅读 下载PDF
导出
摘要 针对基于NoC互连方式,具有多播路径传输功能的多核系统芯片,提出多播路径测试方法(Multicast paths testing method,MPTM)。首先,提出同构核的测试访问路径生成(test access path generation,TAPG)算法,消除路径死锁。其次,提出了支持片上响应比较的多播测试机制。最后,利用NoC中的虚通道设计,优化多条测试访问路径组合。实验结果表明,本方法比串行测试方法至少减少85%的测试时间;随着网络规模的扩大,效果更好。实验证明,同构核的集中分布也有利于进一步减少测试时间。 An efficient testing method called Multicast Paths Testing Method(MPTM) for NoC-based many-core and multicast-support SoC to reduce test time is presented in the paper.Firstly,Test Access Path Generation(TAPG) method is proposed to find a Test Access Path(TAP) for one kind of homogeneous cores and to avoid deadlock.Then,Multicast Testing Mechanism is presented to modify multicast communication protocol for test and to realize the test response comparison to analysis of the test results on chip.Finally,by using Virtual Channels,some TAPs could coexist for parallel testing.The experimental results show that MPTM could reduce test time by over 85% for large scale many-core SoC compared with serial testing,and have a better effect with growing NoC size.Furthermore,if homogenous cores are in the obviously concentrated distributions,it would farther decrease test time.
出处 《电子测量与仪器学报》 CSCD 2010年第10期911-917,共7页 Journal of Electronic Measurement and Instrumentation
基金 国家"973"重点基础研究发展计划(编号:2005CB321604) 国家自然科学基金重点项目(编号:70631003) 博士点基金新教师项目(编号:200803591033)
关键词 片上网络 系统芯片 多播通信 同构核 测试访问路径 networks-on-chip system-on-chip multicast communication homogenous cores test access path
  • 相关文献

参考文献14

  • 1PANDE P P, GRECU C, IVANOV A, et al.Design, synthesis, and test of networks on chips [J]. IEEE Design & Test of Computers, 2005, 22(5): 404-413.
  • 2耿罗锋,张多利,高明伦.8核NoC原型芯片设计与应用性能评估[J].电子测量与仪器学报,2009,23(11):89-94. 被引量:4
  • 3BENINI L, DE MICHELI G. Networks on chips: a new SoC paradigm [J]. IEEE Computer, 2002, 35(1): 70-78.
  • 4欧阳一鸣,冯伟,梁华国.功耗限制下的NoC测试端口的优化选择方法[J].计算机应用,2008,28(4):1026-1028. 被引量:10
  • 5LI J, XU Q, HU Y, et al. Channel width utilization improvement in testing NoC-based systems for test time reduction [C]. Proceedings of Electronic Design, Test and Applications, 2008. 4th IEEE International Symposium 2008: 26-31.
  • 6赵建武,师奕兵,王志刚.层次型结构片上网络测试方法研究[J].电子测量与仪器学报,2009,23(5):34-39. 被引量:5
  • 7BENINI L. Application specific NoC design[C]. Munich: Proceedings of Design, Automation and Test in Europe, 2006:491-495.
  • 8JERGER N E, PEH L S, LIPASTI M. Virtual circuit tree multicasting: a case for on-chip hardware multicast support [C]. Proceedings of International Symposium on Computer Architecture, 2008: 229-240.
  • 9L1N X L, MCKINLEY P K, NI L M. Deadlock-free multicast wormhole routing in 2-D mesh multicomputers [J]. IEEE Trans. Parallel Distribution System, 1994, 5(8): 793-804.
  • 10GOOSSENS K, DIELISSEN J, RADULESCU A. AEthereal network on chip-concepts, architectures, and implementations [J]. IEEE Design & Test of Computers, 2005, 22(5): 414-421.

二级参考文献27

  • 1葛青,陈光.PCI-1149.1边界扫描主控器的设计[J].电子测量与仪器学报,2006,20(4):69-72. 被引量:4
  • 2LEE H G, CHANG N, OGRAS U Y, et al. On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches [J]. ACM Transactions on Design Automation of Electronic Systems, 2007, 12(3): ART23.
  • 3WU Y J, MacDonald. Testing ASICs with multiple identical cores [J]. IEEE Trans. computer-aided design of integrated circuits and system, 2003, 22(3): 327-336.
  • 4GRECU C, PANDE P, WANG B SH, et al. Methodologies and algorithms for testing switch-based NoC interconnects [J]. Proceedings of the 2005 20^th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2005, 238-246.
  • 5ALEXANDRE M Amory, BRIAO E, COTA E, et al. A scalable test strategy for network-on-chip routers[J]. Proceedings of International Test Conference (ITC), 2005, 25(1): 51-59.
  • 6AKTOUF C. A complete strategy for testing an on-chip multiprocessor architecture [J]. IEEE Design & Test of Computers, 2002, 19 (1): 18-28.
  • 7UBAR R, RAIK J. Testing strategies for network on chip, in networks on chip. TENHUNEN H, JANTSCH A [M]. Kluwer Academic Publisher, 2003: 131-152.
  • 8李华伟.数字系统测试与可测性设计[M].机械工业出版社,2006:156-160.
  • 9BISWAS S, SUNIL R D, EMIL M E Space compactor design in vlsi circuits based on graph theoretic concepts [J]. IEEE Trans. Instrum. Meas., 2006, 55(4): 1106- 1118.
  • 10OWENS J D. Research challenges for on-chip ineterconnection networks.[J] IEEE MACRO, 2007: 96-108.

共引文献16

同被引文献47

  • 1胡兵,陈光,谢永乐.基于变移霍夫曼编码的SOC测试数据压缩[J].仪器仪表学报,2005,26(11):1114-1118. 被引量:8
  • 2杜高明,高明伦,尹勇生,胡永华,周干民.基于通讯的NoC设计[J].微电子学与计算机,2006,23(4):11-14. 被引量:5
  • 3BANERJEE K,SOURI S J,KAPUR P,et al.3-D ICs:Anovel chip design for improving deep-submicrometer in-terconnect performance and systems-on-chip integra-tion[J].Proceedings of the IEEE,2001,89(5):602-633.
  • 4LEWIS D L,LEE H H S.A scanisland based designenabling prebond testability in die-stacked microproces-sors[C].In Proceedings IEEE International Test Confer-ence(ITC),2007:1-8.
  • 5MARINISSEN E J,ZORIAN Y.Testing 3D chips con-taining through-silicon vias[C].International Test Con-ferrence(ITC),2009:1-11.
  • 6LEE H,CHAKRABARTY K.Test challenges for 3D in-tegrated circuits[J].IEEE Design&Test of Computers,2009(99):1-16.
  • 7A1-YAMANI A A.Deterministic buit-in self-test fordigital circuits.california[D].Stanford University,2004.
  • 8WANG L T,WU CH W,WEN X Q.VLSI test principlesand architectures:design for testability(systems on sili-con)[M].Morgan Kaufmann,2006.
  • 9HELLEBRAND S,TARNICK S,RAJSKI J,et al.Gen-eration of vector patterns through reseeding of multi-ple-polynomial linear feedback shift registers[C].Pro-ceedings of International Test Conference,1992:120-129.
  • 10ZACHARIA N,RASISKI J,TYSZER J.Decompressionof test data using variable-length seed LFSRs[C].Pro-ceedings of VLSI Test Symposium,Princeton,1995:426-433.

引证文献4

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部