期刊文献+

一种应用于CMOS电荷泵锁相环中的新型电荷泵 被引量:3

A New Charge Pump for CMOS Charge Pump Phase Locked Loop
在线阅读 下载PDF
导出
摘要 电荷泵是CMOS电荷泵锁相环中的一个重要模块,其性能直接决定了整个锁相环系统的工作稳定性和各项指标的好坏,但传统结构的电荷泵却存在电荷共享、电流失配、电荷注入以及时钟馈通等问题。本设计为一种利用可调节共源共栅结构的差分输入单端输出电荷泵,采用TSMC 0.18μm RF CMOS工艺,利用Agilent公司推出的系统分析软件ADS(Advanced Design System)完成对电路的仿真。仿真结果表明该CMOS电荷泵具有相位噪声小,输出电流平滑,输出电压谐波分量低,开关延迟小等优良特性,在电荷泵输出电压范围为0.7~2.4V内,充放电电流匹配良好。 In order to solve the problems of charge sharing,current mismatch,charge injection and clock feedthrough in charge pump of traditional structure,a differential input and single-ended output charge pump in adjustable cascode structure is implemented.The circuit is designed in TSMC 0.18μm CMOS RF process.The simulation results with ADS show this charge pump has the advantages of low phase noise,smooth output current,low output voltage harmonic and small switching delay.While the output voltage of the charge pump is varied from 0.7V to 2.4V,the matching of charge and discharge currents is very good.
出处 《计算机与现代化》 2010年第11期24-26,30,共4页 Computer and Modernization
关键词 CMOS 电荷泵 电荷共享 电流失配 CMOS charge pump charge sharing current mismatch
  • 相关文献

参考文献4

二级参考文献22

  • 1张涛,邹雪城,刘三清,沈绪榜.锁相环中高性能电荷泵的设计[J].微电子学与计算机,2004,21(10):169-171. 被引量:5
  • 2温显光,解宁,何乐年,徐新民,孙振国.高速PLL电路中的电荷泵电路设计[J].微电子学与计算机,2004,21(12):207-209. 被引量:4
  • 3LinYijing.ShengShimin,A novel charge pump in PLL[J].北京大学学报:自然科学版,2002,38(3):284-386.
  • 4Ahola R,Routama J,Lindfors S,et al.A phase detector with no dead zone and a very wide output voltage range charge-pump [EB/OL].http://ieeexplore.ieee.org/iel4/5627/15106/00704213.pdf,1998-06-03/2004-06-25.
  • 5Craninckx J,Steyaert M.Wireless CMOS Frequency Synthesizer Design [M].Netherlands:Kluwer Academic Publishers,1998.
  • 6Pylarinos L,Phang K.Analysis of output ripple in multi-phase clocked charge pumps [EB/OL].http://ieeexplore.ieee.org/iel5/8570/27139/01206256.pdf,2003-05-28 / 2004-06-15.
  • 7Lee J S,Keel M S,Lim S I,et al.Charge pump with perfect current matching characteristics in phase-locked loops [J].Electronics Letters,2000,36:1907-1908.
  • 8Baki R A,El-Gamal M N.A new CMOS charge pump for low-voltage(1 V) high-speed PLL applications [EB/OL].http://ieeexplore.ieee.org/iel5/8570/27138/ 01205649.pdf,2003-05-28/2004-06-23.
  • 9Terlemez,B Uyemura,J P.The design of a differential CMOS charge pump for high performance phase-locked loops.circuits and systems,2004,4:23~26
  • 10Robert C Chang,Lung-Chih kuo.A new low-voltage charge pump circuit for PLL.IEEE,ISCAS 2000-IEEE International symposium on circuits and systems,2000,701~704

共引文献21

同被引文献25

  • 1熊燕.Matlab在DDS系统仿真中的应用[J].计算机与现代化,2006(6):18-21. 被引量:5
  • 2曾健平,谢海情,晏敏,曾云.新型全差分电荷泵设计[J].微电子学与计算机,2006,23(7):134-136. 被引量:5
  • 3张厥盛,郑继禹,万心平.锁相环技术[M].西安:西安电子科技大学出版社,2003.
  • 4毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2002.
  • 5何乐年,王忆.模拟集成电路设计与仿真[M].北京:科学出版社,2010:168-171.
  • 6Choi Y S, Ha D H. Gain boosting charge pump for current matching in Phase Locked Loop[J]. IEIE Transactions on Circuits and Systems, 2006,53 (10) : 1022- 1025.
  • 7Lee J S,Keel M S. Charge pump with perfect current mate characteristics in Phase Locked Loop[J]. IEEE Eleetronics Letters, 2000,36 (23) : 1907- 1908.
  • 8朱恺.一款0.13μm工艺下数模混合锁相环的设计与实现[D].长沙:国防科学技术大学,2008.
  • 9Mitomo T, Fujimoto R, Ono N, et al. A 60-GHz CMOS receiver front-end with frequency synthesizer[ J]. IEEE J. Solid-State Circuits, 2008,43 (4) : 1030-1037.
  • 10Parsa A, Razavi B. A new transceiver architecture for the 60-CHz band[J]. IEEE J. Solid-State Circuits, 2009,44 (3) :751-762.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部