期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于四叉树的高速乘法器算法研究

High speed multiplier algorithm based on four-tree structure
在线阅读 下载PDF
导出
摘要 提出了一种基于四叉树结构的高速乘法器自动综合优化算法以提升乘法器运算速度。首先对延时较大的高位积采用四叉树递归直接构建,取代传统部分积进位链,缩短关键路径时延,进而进行分支折合和合并,相邻乘法结果共享部分四叉树,降低硬件开销。算法同时支持不同面积约束下的自动综合。依此算法的乘法器相比基于Booth算法和Wallace树的乘法器速度提高了10%。 This paper used an auto-synthesizing optimized arithmetic for speed up multiplier velocity. It used four-tree recursive method to reduce critical path,instead of traditional part product carry-in chain to generate high part of long-latency multiplier. Then it reduced hardware cost by branch breaking and combing to implement logic share between tree structures. Also it supported auto-synthesize within different area constraints. This new multiplier gets 10% faster than the one based on Booth arithmetic and Wallace tree.
作者 刘磊 严晓浪 孟建熠 葛海通
机构地区 浙江大学超大规模集成电路设计研究所
出处 《计算机应用研究》 CSCD 北大核心 2010年第10期3727-3730,共4页 Application Research of Computers
关键词 进位链 延迟 四叉树 分支合并 分支折合 遍历 carry chain delay four-tree branch combining branch breaking tree traversal
分类号 TP309 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献12

  • 1BOOTH A D. A signed binary multiplication technique[ J ]. Quarterly Journal of Mechanics and Applied Mathematics, 1951,4 ( 2 ) : 236- 240.
  • 2MACSORLEY 0 L. High speed arithmetic in binary computers [ J ]. Proceedings of the IRE, 1961,49( 1 ) :67-69.
  • 3WALLACE C S. A suggestion for a fast multiplier[J]. IEEE Trans on Electron Computers, 1964,13 ( 1 ) : 14-17.
  • 4KANG J Y, GAUDIOT J L. A fast and well structured multiplier [ C ]//Proc of the Digital System Design, Euromicro Symposium. 2004:508-515.
  • 5OHKUBO N,SUZUKI M,SHINBO T. A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer [J]. IEEE Journal of Solid, State Circuits,1995,30(3):251-257.
  • 6YEH Wen-chang,JEN Chein-wei. High-speed Booth encoded parallel multiplier design[J]. IEEE Trans on Computers, 2000,49 ( 7 ) : 692 -701.
  • 7BESLI N, DESHMUKH R G. A novel redundant binary signed-digit (RBSD) Booth' s encoding [ C ]//Proc of IEEE SoutheastCon. 2002 : 426- 431.
  • 8ELGUIBALY F. A fast parallel multiplier-accumulator using the modified Booth algorithm[J]. IEEE Zrans on Circuits and Systems, 2000,47(9) :902-908.
  • 9WEISS M A. Data structures and algorithm analysis in C [ M ]. 2nd ed. [ S. l. ] :Addison Wesley,1996.
  • 10DANYSH A N, SWARTZLANDER E E. A recursive fast multiplier [ C ]//Proc of the 32th Asilomar Conference on Signals, Systems and Computers. 1998 : 197- 201.

二级参考文献13

  • 1邹刚,邵志标,赵宁,许琪.32位嵌入式定/浮点乘法器设计[J].微电子学与计算机,2004,21(8):137-140. 被引量：5
  • 2徐加全,候朝焕,张骥.18×18并行流水乘法器芯片设计[J].电子学报,1995,23(2):82-84. 被引量：4
  • 3Booth A D.A signed binary multiplication technique[J].Quarterly Journal of Mechan ＆ Appl Math,1951,4 (2):236-240.
  • 4Schwarz E M,Averill R M,Sigal L J.A Radix-8 CMOS S/390 multiplier[C]//Proceedings of the 1997 13th IEEE Symposium on Computer Arithmetic.Piscataway,USA:IEEE,1997:2-9.
  • 5Tyagi A.A reduced-area scheme for carry-select adders[J].IEEE Trans Comput,1993,42 (10):1163-1170.
  • 6Besli N,Deshmukh R G.A novel redundant binary signed-digit (RBSD) Booth's encoding[C]//Proc IEEE SOUTHEASTCON.Piscataway,USA:IEEE,2002:427-431.
  • 7Meier P C H,Rutenbar R A,Carley L R.Exploring multiplier architecture and layout for low power[C]//Proceedings of the IEEE 1996 Custom Integrated Circuits Conference.Piscataway,USA:IEEE,1996:513-516.
  • 8Wallace C S.A suggestion for a fast multiplier[J].IEEE Trans on Electron Computers,1964,213:14-17.
  • 9Radhakrishnan D,Preethy A P.Low power CMOS pass logic 4-2 compressor for high-speed multiplications[C]//Proceedings of the 43rd IEEE Midwest Symposium of Circuits and Systems.Piscataway,USA:IEEE,2000:1296-1298.
  • 10Chang Chip-Hong,Gu Jiangmin,Zhang Mingyan.Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits[J].IEEE Transactions on Circuits and Systems,2004,51(10):1985-1997.

共引文献17

计算机应用研究
2010年 第10期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部